Digitally-assisted gain calibration strategy for open-loop residue amplifiers in pipeline ADCs

S. Kazeminia, A. Soltani
{"title":"Digitally-assisted gain calibration strategy for open-loop residue amplifiers in pipeline ADCs","authors":"S. Kazeminia, A. Soltani","doi":"10.1109/APCCAS.2016.7804064","DOIUrl":null,"url":null,"abstract":"A digitally-assisted foreground-liked gain calibration mechanism is proposed for open loop residue amplifiers (RAs). Two identical RAs are concurrently used which are in turn corrected for absolute gain value. Although the main RA is disconnected from data path for calibration, however, is replaced by a corrected one and resolves discontinuous conversion in regular foreground methods. A digitally assisted interface, includes inc/dec ACC and DAC, is utilized to store the loop results, even if RA leaves the correction loop. Monte-Carlo analysis for 100 iterations at all corner conditions shows that the correction loop provides ideal gain of 4 with median value of 3.996 and standard deviation of 0.003, while threshold voltages and reference levels experience 25mVolts variations at 3σ in Gaussian distribution. Linearity, drops to 9-bit for 50mVolts peak-to-peak variations on residue. Simulations are performed using the BSIM3v3 model of a 0.18μm CMOS technology.","PeriodicalId":6495,"journal":{"name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","volume":"1 1","pages":"680-683"},"PeriodicalIF":0.0000,"publicationDate":"2016-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APCCAS.2016.7804064","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

A digitally-assisted foreground-liked gain calibration mechanism is proposed for open loop residue amplifiers (RAs). Two identical RAs are concurrently used which are in turn corrected for absolute gain value. Although the main RA is disconnected from data path for calibration, however, is replaced by a corrected one and resolves discontinuous conversion in regular foreground methods. A digitally assisted interface, includes inc/dec ACC and DAC, is utilized to store the loop results, even if RA leaves the correction loop. Monte-Carlo analysis for 100 iterations at all corner conditions shows that the correction loop provides ideal gain of 4 with median value of 3.996 and standard deviation of 0.003, while threshold voltages and reference levels experience 25mVolts variations at 3σ in Gaussian distribution. Linearity, drops to 9-bit for 50mVolts peak-to-peak variations on residue. Simulations are performed using the BSIM3v3 model of a 0.18μm CMOS technology.
流水线adc中开环剩余放大器的数字辅助增益校准策略
提出了一种开环残留放大器(RAs)的数字辅助类前景增益校准机制。同时使用两个相同的ra,依次对绝对增益值进行校正。虽然主RA与数据路径断开进行校准,但它被一个校正后的RA所取代,解决了常规前景方法中的不连续转换问题。数字辅助接口,包括inc/dec ACC和DAC,用于存储环路结果,即使RA离开校正环路。在所有角点条件下进行100次迭代的蒙特卡罗分析表明,校正回路的理想增益为4,中值为3.996,标准差为0.003,而阈值电压和参考电平在高斯分布的3σ处发生25mvolt的变化。线性,下降到9位50毫伏峰对峰变化的残留物。采用0.18μm CMOS技术的BSIM3v3模型进行了仿真。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信