The effect of time jitter in sampling inside discrete systems with high-stable synchronizing clock: models and analysis

Abstract

The mathematical models that describe the effect of time jitter in sampling inside discrete systems with a highly-stable synchronizing clock and processes at the output of sampling device, were developed and their effectiveness verified.