A regenerator section overhead processing chip set for STM-64

Abstract

A chip set has been designed for the 10 Gb/s SDH-based optical transmission system and developed using GaAs gate array technology. The features supported by the chip set include 8:1 multiplexing and demultiplexing, frame alignment word insertion and detection, 32-bit parallel scrambling and descrambling, and B1 byte insertion and error detection. This paper describes the architecture, implementation, and experimental results of the chip set, and parallel circuit design technologies suitable for the very high-speed SDH-based optical transmission system.