A I0-bit, 100 MS/s CMOS A/D Converter

Abstract

This work addresses some of the known problems inherent in time-interleaved, or parallel, ADCs with a new architecture. A prototype of this architecture demonstrates, for the first time, 10-bit operation at 100 MS/s in a 1 /spl mu/m CMOS technology.