A Monte Carlo Investigation of Nanocrystal Memory Reliability

R. Gusmeroli, A. Spinelli, C. M. Compagnoni, D. Ielmini, A. Lacaita
{"title":"A Monte Carlo Investigation of Nanocrystal Memory Reliability","authors":"R. Gusmeroli, A. Spinelli, C. M. Compagnoni, D. Ielmini, A. Lacaita","doi":"10.1109/ESIME.2006.1643985","DOIUrl":null,"url":null,"abstract":"Among the new memory concepts proposed in the last decade to replace the conventional flash cell, nanocrystal memories received large attentions because of their simple and CMOS compatible process flow. Using a 3-dimensional Monte Carlo simulator, we investigated the scaling perspectives of the nanocrystal memory technology due to reliability constraints. Results show that scaling this technology beyond the 45 nm node will drastically reduce the benefits deriving from distributed floating-gate effects and increase the program fail probability","PeriodicalId":60796,"journal":{"name":"微纳电子与智能制造","volume":"51 ","pages":"1-5"},"PeriodicalIF":0.0000,"publicationDate":"2006-04-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1109/ESIME.2006.1643985","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"微纳电子与智能制造","FirstCategoryId":"1087","ListUrlMain":"https://doi.org/10.1109/ESIME.2006.1643985","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Among the new memory concepts proposed in the last decade to replace the conventional flash cell, nanocrystal memories received large attentions because of their simple and CMOS compatible process flow. Using a 3-dimensional Monte Carlo simulator, we investigated the scaling perspectives of the nanocrystal memory technology due to reliability constraints. Results show that scaling this technology beyond the 45 nm node will drastically reduce the benefits deriving from distributed floating-gate effects and increase the program fail probability
纳米晶存储器可靠性的蒙特卡罗研究
在近十年来提出的取代传统闪存的新存储概念中,纳米晶存储器因其简单且与CMOS兼容的工艺流程而受到广泛关注。利用三维蒙特卡罗模拟器,我们研究了由于可靠性限制的纳米晶体存储技术的缩放前景。结果表明,将该技术扩展到45 nm节点以上将大大降低分布式浮栅效应带来的好处,并增加程序失效概率
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
145
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信