A V-band Low Noise Amplifier in 90-nm CMOS by Inductive Coupling Technique

IF 1.3 Q3 COMPUTER SCIENCE, INFORMATION SYSTEMS
Yen-Chung Chiang, Tai-Chung Wang
{"title":"A V-band Low Noise Amplifier in 90-nm CMOS by Inductive Coupling Technique","authors":"Yen-Chung Chiang, Tai-Chung Wang","doi":"10.1109/IET-ICETA56553.2022.9971648","DOIUrl":null,"url":null,"abstract":"A low-noise amplifier (LNA) with three commonsource stages designed in a 90-nm CMOS process technology for V-band applications is proposed in this conference paper. By using the coupling effect between the gate biasing inductor and source degenerative inductor, we can boost the gain and reduce the noise figure. The proposed LNA achieved a peak measured gain of 11.14 dB at 67 GHz. The measured lowest noise Figure (NF) is 4.99 dB at 67 GHz. The proposed circuit draws a 17.64 mW dc-power from a 1.2-V supply.","PeriodicalId":46240,"journal":{"name":"IET Networks","volume":null,"pages":null},"PeriodicalIF":1.3000,"publicationDate":"2022-10-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IET Networks","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IET-ICETA56553.2022.9971648","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, INFORMATION SYSTEMS","Score":null,"Total":0}
引用次数: 1

Abstract

A low-noise amplifier (LNA) with three commonsource stages designed in a 90-nm CMOS process technology for V-band applications is proposed in this conference paper. By using the coupling effect between the gate biasing inductor and source degenerative inductor, we can boost the gain and reduce the noise figure. The proposed LNA achieved a peak measured gain of 11.14 dB at 67 GHz. The measured lowest noise Figure (NF) is 4.99 dB at 67 GHz. The proposed circuit draws a 17.64 mW dc-power from a 1.2-V supply.
基于电感耦合技术的90纳米CMOS v波段低噪声放大器
本文提出了一种采用90纳米CMOS工艺设计的v波段低噪声放大器(LNA)。利用门偏电感与源变性电感之间的耦合效应,可以提高增益,降低噪声系数。该LNA在67 GHz时的峰值测量增益为11.14 dB。在67 GHz时,测得的最低噪声系数(NF)为4.99 dB。所提出的电路从1.2 v电源中提取17.64 mW的直流电源。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
IET Networks
IET Networks COMPUTER SCIENCE, INFORMATION SYSTEMS-
CiteScore
5.00
自引率
0.00%
发文量
41
审稿时长
33 weeks
期刊介绍: IET Networks covers the fundamental developments and advancing methodologies to achieve higher performance, optimized and dependable future networks. IET Networks is particularly interested in new ideas and superior solutions to the known and arising technological development bottlenecks at all levels of networking such as topologies, protocols, routing, relaying and resource-allocation for more efficient and more reliable provision of network services. Topics include, but are not limited to: Network Architecture, Design and Planning, Network Protocol, Software, Analysis, Simulation and Experiment, Network Technologies, Applications and Services, Network Security, Operation and Management.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信