GD80—A multi-microprocessor architecture for computer graphics

P Verebély
{"title":"GD80—A multi-microprocessor architecture for computer graphics","authors":"P Verebély","doi":"10.1016/0303-1268(80)90089-9","DOIUrl":null,"url":null,"abstract":"<div><p>GD80 is a modular family of refresh, vector-type graphic displays. Five microprocessors for different tasks communicate on two separate busses using interprocessors interrupts, memory windows and shared memory with hardware supported mutual exclusion. Two identical 8 bit microprocessors are dedicated for peripheral handling and communication, two 16 bit microprogrammable bit-slice processors for picture generation and display list processing, and a 48 bit one for fast floating point arithmetic calculations and matrix-vector transformations. This paper describes the main building blocks, the multiprocessing methods and some typical configurations built using the modules.</p></div>","PeriodicalId":100495,"journal":{"name":"Euromicro Newsletter","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1980-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1016/0303-1268(80)90089-9","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Euromicro Newsletter","FirstCategoryId":"1085","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/0303126880900899","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

GD80 is a modular family of refresh, vector-type graphic displays. Five microprocessors for different tasks communicate on two separate busses using interprocessors interrupts, memory windows and shared memory with hardware supported mutual exclusion. Two identical 8 bit microprocessors are dedicated for peripheral handling and communication, two 16 bit microprogrammable bit-slice processors for picture generation and display list processing, and a 48 bit one for fast floating point arithmetic calculations and matrix-vector transformations. This paper describes the main building blocks, the multiprocessing methods and some typical configurations built using the modules.

用于计算机图形学的多微处理器体系结构
GD80是一个模块化系列的刷新矢量型图形显示器。用于不同任务的五个微处理器使用处理器间中断、内存窗口和硬件支持互斥的共享内存在两条独立的总线上进行通信。两个相同的8位微处理器专用于外围设备处理和通信,两个16位可编程位片处理器用于图像生成和显示列表处理,一个48位处理器用于快速浮点运算和矩阵矢量变换。本文介绍了主要的构建块、多处理方法以及使用这些模块构建的一些典型配置。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信