Nonlinear Compact Thermal Model of Power Semiconductor Devices

Abstract

In this paper, the nonlinear compact thermal model of power semiconductor devices based on the Cauer network is proposed. The analytical description of the model and the method of the model parameter estimation are presented. The accuracy and usefulness of the model is verified experimentally for the selected metal-oxide-semiconductor (MOS) power transistor at its various cooling conditions.