Low-Temperature Sintering of Nanoscale Silver Paste for Attaching Large-Area $({>}100~{\rm mm}^{2})$ Chips

T. Lei, J. Calata, G. Lu, Xu Chen, S. Luo
{"title":"Low-Temperature Sintering of Nanoscale Silver Paste for Attaching Large-Area $({>}100~{\\rm mm}^{2})$ Chips","authors":"T. Lei, J. Calata, G. Lu, Xu Chen, S. Luo","doi":"10.1109/TCAPT.2009.2021256","DOIUrl":null,"url":null,"abstract":"A low-temperature sintering technique enabled by a nanoscale silver paste has been developed for attaching large-area (>100 mm2) semiconductor chips. This development addresses the need of power device or module manufacturers who face the challenge of replacing lead-based or lead-free solders for high-temperature applications. The solder-reflow technique for attaching large chips in power electronics poses serious concern on reliability at higher junction temperatures above 125°C. Unlike the soldering process that relies on melting and solidification of solder alloys, the low-temperature sintering technique forms the joints by solid-state atomic diffusion at processing temperatures below 275°C with the sintered joints having the melting temperature of silver at 961°C. Recently, we showed that a nanoscale silver paste could be used to bond small chips at temperatures similar to soldering temperatures without any externally applied pressure. In this paper, we extend the use of the nanomaterial to attach large chips by introducing a low pressure up to 5 MPa during the densification stage. Attachment of large chips to substrates with silver, gold, and copper metallization is demonstrated. Analyses of the sintered joints by scanning acoustic imaging and electron microscopy showed that the attachment layer had a uniform microstructure with micrometer-sized porosity with the potential for high reliability under high-temperature applications.","PeriodicalId":55013,"journal":{"name":"IEEE Transactions on Components and Packaging Technologies","volume":"33 1","pages":"98-104"},"PeriodicalIF":0.0000,"publicationDate":"2010-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1109/TCAPT.2009.2021256","citationCount":"208","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Components and Packaging Technologies","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TCAPT.2009.2021256","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 208

Abstract

A low-temperature sintering technique enabled by a nanoscale silver paste has been developed for attaching large-area (>100 mm2) semiconductor chips. This development addresses the need of power device or module manufacturers who face the challenge of replacing lead-based or lead-free solders for high-temperature applications. The solder-reflow technique for attaching large chips in power electronics poses serious concern on reliability at higher junction temperatures above 125°C. Unlike the soldering process that relies on melting and solidification of solder alloys, the low-temperature sintering technique forms the joints by solid-state atomic diffusion at processing temperatures below 275°C with the sintered joints having the melting temperature of silver at 961°C. Recently, we showed that a nanoscale silver paste could be used to bond small chips at temperatures similar to soldering temperatures without any externally applied pressure. In this paper, we extend the use of the nanomaterial to attach large chips by introducing a low pressure up to 5 MPa during the densification stage. Attachment of large chips to substrates with silver, gold, and copper metallization is demonstrated. Analyses of the sintered joints by scanning acoustic imaging and electron microscopy showed that the attachment layer had a uniform microstructure with micrometer-sized porosity with the potential for high reliability under high-temperature applications.
大面积$({>}100~{\rm mm}^{2})$芯片纳米银浆料低温烧结研究
利用纳米级银浆料实现的低温烧结技术,可以贴附大面积(bbb100 mm2)半导体芯片。这一发展解决了电力设备或模块制造商的需求,他们面临着在高温应用中更换铅基或无铅焊料的挑战。在125°C以上的较高结温下,用于连接大型电力电子芯片的焊料回流技术的可靠性受到严重关注。与依赖焊料合金熔化和凝固的焊接工艺不同,低温烧结技术在275℃以下的加工温度下通过固态原子扩散形成接头,烧结后的接头的银熔化温度为961℃。最近,我们展示了纳米级银膏可以在类似焊接温度的温度下粘合小芯片,而不需要任何外部施加压力。在本文中,我们通过在致密化阶段引入高达5mpa的低压,将纳米材料的使用扩展到附着大型芯片。附着大芯片的衬底与银,金,铜金属化演示。通过扫描声成像和电子显微镜对烧结接头进行了分析,结果表明,烧结接头的附着层微观结构均匀,孔隙率为微米级,在高温应用中具有较高的可靠性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信