FPGA-based acceleration for binary neural networks in edge computing

Q1 Engineering

Journal of Electronic Science and Technology Pub Date : 2023-06-01 DOI:10.1016/j.jnlest.2023.100204

Jinyu Zhan, Antai Yu, Wei Jiang, Yongjia Yang, Xiao-Na Xie, Zheng-Wei Chang, Junhuan Yang

引用次数: 0

查看原文本刊更多论文

边缘计算中基于fpga的二进制神经网络加速

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

Journal of Electronic Science and Technology Engineering-Electrical and Electronic Engineering

CiteScore

4.30

自引率

0.00%

发文量

1362

审稿时长

99 days

期刊介绍： JEST (International) covers the state-of-the-art achievements in electronic science and technology, including the most highlight areas: ¨ Communication Technology ¨ Computer Science and Information Technology ¨ Information and Network Security ¨ Bioelectronics and Biomedicine ¨ Neural Networks and Intelligent Systems ¨ Electronic Systems and Array Processing ¨ Optoelectronic and Photonic Technologies ¨ Electronic Materials and Devices ¨ Sensing and Measurement ¨ Signal Processing and Image Processing JEST (International) is dedicated to building an open, high-level academic journal supported by researchers, professionals, and academicians. The Journal has been fully indexed by Ei INSPEC and has published, with great honor, the contributions from more than 20 countries and regions in the world.