The Influence of Repetitive UIS on Electrical Properties of Advanced Automotive Power Transistors

IF 0.5 Q4 ENGINEERING, ELECTRICAL & ELECTRONIC
J. Marek, J. Kozarik, M. Minárik, A. Chvála, L. Stuchlíková
{"title":"The Influence of Repetitive UIS on Electrical Properties of Advanced Automotive Power Transistors","authors":"J. Marek, J. Kozarik, M. Minárik, A. Chvála, L. Stuchlíková","doi":"10.15598/aeee.v20i1.4120","DOIUrl":null,"url":null,"abstract":"This paper investigates a degradation of three types of automotive power MOSFETs through repetitive Unclamped Inductive Switching (UIS) test typically used to evaluate the avalanche robustness of power devices. It is not uncommon in switching applications that greater than the planned voltage for voltage spikes can occur, so even the best electronic designs may encounter frequent avalanche events. Hence, there is a need to analyse the impact of repetitive avalanching on the electrical performance of power transistors. This article focused on the shift of main electrical parameters: on-resistance RON , breakdown voltage VBR, threshold voltage VTH , and corresponding characteristics, as well as capacitances. Analysis proved that DMOS transistors are less vulnerable to repetitive avalanching. The most impacted parameter was on-resistance RDSon, where a 14 % increase was observed after 6 · 10 stress pulses. The parameters shift is attributed to hot carrier injection in the space charge region of blocking PN junction and involves mainly defects generation/activation in the drain side region of the gate oxide. For the TrenchMOS transistor, a significant shift of I − V curves was observed with considerable impact on the RON where an increase of 22 % was observed. The trench corner is verified to be the mainly degraded region by Synopsys Technology Computer Aided Design (TCAD) simulations. Degradation of drain-gate capacitance CDG and input capacitance Cin was observed in all three types of analysed structures. DLTS was used to verify the generation/activation of defects invoked by stress. An increase of DLTS signal corresponding to energy levels of oxygen vacancies and impurities in SiO2 and on interfaces were detected on stressed samples.","PeriodicalId":7268,"journal":{"name":"Advances in Electrical and Electronic Engineering","volume":" ","pages":""},"PeriodicalIF":0.5000,"publicationDate":"2022-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Advances in Electrical and Electronic Engineering","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.15598/aeee.v20i1.4120","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

This paper investigates a degradation of three types of automotive power MOSFETs through repetitive Unclamped Inductive Switching (UIS) test typically used to evaluate the avalanche robustness of power devices. It is not uncommon in switching applications that greater than the planned voltage for voltage spikes can occur, so even the best electronic designs may encounter frequent avalanche events. Hence, there is a need to analyse the impact of repetitive avalanching on the electrical performance of power transistors. This article focused on the shift of main electrical parameters: on-resistance RON , breakdown voltage VBR, threshold voltage VTH , and corresponding characteristics, as well as capacitances. Analysis proved that DMOS transistors are less vulnerable to repetitive avalanching. The most impacted parameter was on-resistance RDSon, where a 14 % increase was observed after 6 · 10 stress pulses. The parameters shift is attributed to hot carrier injection in the space charge region of blocking PN junction and involves mainly defects generation/activation in the drain side region of the gate oxide. For the TrenchMOS transistor, a significant shift of I − V curves was observed with considerable impact on the RON where an increase of 22 % was observed. The trench corner is verified to be the mainly degraded region by Synopsys Technology Computer Aided Design (TCAD) simulations. Degradation of drain-gate capacitance CDG and input capacitance Cin was observed in all three types of analysed structures. DLTS was used to verify the generation/activation of defects invoked by stress. An increase of DLTS signal corresponding to energy levels of oxygen vacancies and impurities in SiO2 and on interfaces were detected on stressed samples.
重复UIS对先进汽车功率晶体管电学性能的影响
本文通过重复非箝位电感开关(UIS)测试研究了三种类型的汽车功率mosfet的退化,这种测试通常用于评估功率器件的雪崩鲁棒性。在开关应用中,电压尖峰可能出现大于计划电压的情况并不罕见,因此即使是最好的电子设计也可能遇到频繁的雪崩事件。因此,有必要分析重复雪崩对功率晶体管电性能的影响。本文重点介绍了主要电气参数的变换:导通电阻RON、击穿电压VBR、阈值电压VTH,以及相应的特性,以及电容。分析证明,DMOS晶体管不易受到重复雪崩的影响。受影响最大的参数是导通电阻RDSon,在6·10次应力脉冲后,RDSon增加了14%。参数的移位主要是由于阻塞PN结空间电荷区的热载流子注入,主要涉及栅极氧化物漏极区缺陷的生成/激活。对于TrenchMOS晶体管,观察到I - V曲线的显著变化,对RON产生了相当大的影响,其中观察到增加了22%。通过Synopsys Technology的计算机辅助设计(TCAD)仿真,验证了战壕角是主要退化区域。漏极电容CDG和输入电容Cin在三种分析结构中均有衰减。DLTS用于验证由应力引起的缺陷的生成/激活。在应力样品上检测到与SiO2和界面上的氧空位和杂质能级相对应的DLTS信号增加。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
Advances in Electrical and Electronic Engineering
Advances in Electrical and Electronic Engineering ENGINEERING, ELECTRICAL & ELECTRONIC-
CiteScore
1.30
自引率
33.30%
发文量
30
审稿时长
25 weeks
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信