A critical view on the real-world security of logic locking.

IF 1.5 4区 计算机科学 Q2 COMPUTER SCIENCE, THEORY & METHODS
Journal of Cryptographic Engineering Pub Date : 2022-01-01 Epub Date: 2022-08-20 DOI:10.1007/s13389-022-00294-x
Susanne Engels, Max Hoffmann, Christof Paar
{"title":"A critical view on the real-world security of logic locking.","authors":"Susanne Engels,&nbsp;Max Hoffmann,&nbsp;Christof Paar","doi":"10.1007/s13389-022-00294-x","DOIUrl":null,"url":null,"abstract":"<p><p>With continuously shrinking feature sizes of integrated circuits, the vast majority of semiconductor companies have become <i>fabless</i>, outsourcing to foundries across the globe. This exposes the design industry to a number of threats, including piracy via IP-theft or unauthorized overproduction and subsequent reselling on the black market. One alleged solution for this problem is <i>logic locking</i>, where the genuine functionality of a chip is \"locked\" using a key only known to the designer. Solely with a correct key, the design works as intended. Since unlocking is handled by the designer only after production, an adversary in the supply chain should not be able to unlock overproduced chips. In this work, we focus on logic locking against the threat of overproduction. First, we survey existing locking schemes and characterize them by their handling of keys, before extracting similarities and differences in the employed attacker models. We then compare said models to the real-world capabilities of the primary adversary in overproduction-a malicious foundry. This comparison allows us to identify pitfalls in existing models and derive a more realistic attacker model. Then, we discuss how existing schemes hold up against the new attacker model. Our discussion highlights that several attacks beyond the usually employed SAT-based approaches are viable. Crucially, these attacks stem from the underlying structure of current logic locking approaches, which has never changed since its introduction in 2008. We conclude that logic locking, while being a promising approach, needs a fundamental rethinking to achieve real-world protection against overproduction.</p>","PeriodicalId":48508,"journal":{"name":"Journal of Cryptographic Engineering","volume":"12 3","pages":"229-244"},"PeriodicalIF":1.5000,"publicationDate":"2022-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://www.ncbi.nlm.nih.gov/pmc/articles/PMC9464179/pdf/","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Journal of Cryptographic Engineering","FirstCategoryId":"94","ListUrlMain":"https://doi.org/10.1007/s13389-022-00294-x","RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"2022/8/20 0:00:00","PubModel":"Epub","JCR":"Q2","JCRName":"COMPUTER SCIENCE, THEORY & METHODS","Score":null,"Total":0}
引用次数: 1

Abstract

With continuously shrinking feature sizes of integrated circuits, the vast majority of semiconductor companies have become fabless, outsourcing to foundries across the globe. This exposes the design industry to a number of threats, including piracy via IP-theft or unauthorized overproduction and subsequent reselling on the black market. One alleged solution for this problem is logic locking, where the genuine functionality of a chip is "locked" using a key only known to the designer. Solely with a correct key, the design works as intended. Since unlocking is handled by the designer only after production, an adversary in the supply chain should not be able to unlock overproduced chips. In this work, we focus on logic locking against the threat of overproduction. First, we survey existing locking schemes and characterize them by their handling of keys, before extracting similarities and differences in the employed attacker models. We then compare said models to the real-world capabilities of the primary adversary in overproduction-a malicious foundry. This comparison allows us to identify pitfalls in existing models and derive a more realistic attacker model. Then, we discuss how existing schemes hold up against the new attacker model. Our discussion highlights that several attacks beyond the usually employed SAT-based approaches are viable. Crucially, these attacks stem from the underlying structure of current logic locking approaches, which has never changed since its introduction in 2008. We conclude that logic locking, while being a promising approach, needs a fundamental rethinking to achieve real-world protection against overproduction.

Abstract Image

Abstract Image

Abstract Image

逻辑锁在现实世界中的安全性。
随着集成电路的特征尺寸不断缩小,绝大多数半导体公司已经成为无晶圆厂,外包给全球各地的代工厂。这使设计行业面临许多威胁,包括通过知识产权盗窃或未经授权的过度生产以及随后在黑市上转售的盗版行为。据称解决这个问题的一种方法是逻辑锁定,即使用只有设计者知道的密钥将芯片的真正功能“锁定”。只有正确的键,设计工作的预期。因为解锁是由设计师在生产后处理的,所以供应链中的对手不应该能够解锁过度生产的芯片。在这项工作中,我们专注于防止生产过剩威胁的逻辑锁定。首先,我们调查了现有的锁定方案,并通过它们对密钥的处理来描述它们,然后提取所采用的攻击者模型的异同。然后,我们将所述模型与生产过剩的主要对手(恶意铸造厂)的真实能力进行比较。这种比较使我们能够识别现有模型中的缺陷,并派生出更现实的攻击者模型。然后,我们讨论了现有方案如何抵御新的攻击者模型。我们的讨论强调了几种超越通常采用的基于sat的方法的攻击是可行的。至关重要的是,这些攻击源于当前逻辑锁定方法的底层结构,自2008年引入以来从未改变过。我们得出结论,逻辑锁定虽然是一种很有前途的方法,但需要从根本上重新思考,以实现对生产过剩的现实保护。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
Journal of Cryptographic Engineering
Journal of Cryptographic Engineering COMPUTER SCIENCE, THEORY & METHODS-
CiteScore
4.70
自引率
0.00%
发文量
26
期刊介绍: The Journal of Cryptographic Engineering (JCEN) presents high-quality scientific research on architectures, algorithms, techniques, tools, implementations and applications in cryptographic engineering, including cryptographic hardware, cryptographic embedded systems, side-channel attacks and countermeasures, and embedded security. JCEN serves the academic and corporate R&D community interested in cryptographic hardware and embedded security.JCEN publishes essential research on broad and varied topics including:Public-key cryptography, secret-key cryptography and post-quantum cryptographyCryptographic implementations include cryptographic processors, physical unclonable functions, true and deterministic random number generators, efficient software and hardware architecturesAttacks on implementations and their countermeasures, such as side-channel attacks, fault attacks, hardware tampering and reverse engineering techniquesSecurity evaluation of real-world cryptographic systems, formal methods and verification tools for secure embedded design that offer provable security, and metrics for measuring securityApplications of state-of-the-art cryptography, such as IoTs, RFIDs, IP protection, cyber-physical systems composed of analog and digital components, automotive security and trusted computing
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信