Quantum Circuit-Based Adaptation for Credit Risk Analysis

IF 4.6
IEEE Transactions on Quantum Engineering Pub Date : 2026-01-01 Epub Date: 2026-03-07 DOI:10.1109/TQE.2026.3691176
Halima Giovanna Ahmad;Alessandro Sarno;Mehdi El Bakraoui;Carlo Cosenza;Clément Bésoin;Francesca Cibrario;Valeria Zaffaroni;Giacomo Ranieri;Roberto Bertilone;Viviana Stasino;Pasquale Mastrovito;Francesco Tafuri;Davide Massarotti;Leonardo Chabbra;Davide Corbelletto
{"title":"Quantum Circuit-Based Adaptation for Credit Risk Analysis","authors":"Halima Giovanna Ahmad;Alessandro Sarno;Mehdi El Bakraoui;Carlo Cosenza;Clément Bésoin;Francesca Cibrario;Valeria Zaffaroni;Giacomo Ranieri;Roberto Bertilone;Viviana Stasino;Pasquale Mastrovito;Francesco Tafuri;Davide Massarotti;Leonardo Chabbra;Davide Corbelletto","doi":"10.1109/TQE.2026.3691176","DOIUrl":null,"url":null,"abstract":"Noisy and intermediate-scale quantum (NISQ) processors are sensitive to noise, prone to quantum decoherence, and are not yet capable of continuous quantum error correction for fault-tolerant quantum computation. Hence, quantum algorithms designed in the prefault-tolerant era cannot neglect the noisy nature of the hardware, and investigating the relationship between quantum hardware performance and the output of quantum algorithms is essential. In this work, we experimentally study how hardware-aware variational quantum circuits on a superconducting quantum processing unit can model distributions relevant to specific use-case applications for credit risk analysis, e.g., standard Gaussian distributions for latent factor loading in the Gaussian Conditional-Independence model. We use a transpilation technique tailored to the specific quantum hardware topology, which minimizes gate depth and connectivity violations, and we calibrate the gate rotations of the circuit to achieve an optimized output from quantum algorithms. Our results demonstrate the viability of quantum adaptation on a small-scale, proof-of-concept model inspired by financial applications and offer a good starting point for understanding the practical use of NISQ devices.","PeriodicalId":100644,"journal":{"name":"IEEE Transactions on Quantum Engineering","volume":"7 ","pages":"3103316-3103316"},"PeriodicalIF":4.6000,"publicationDate":"2026-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=11511822","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Quantum Engineering","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/11511822/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"2026/3/7 0:00:00","PubModel":"Epub","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Noisy and intermediate-scale quantum (NISQ) processors are sensitive to noise, prone to quantum decoherence, and are not yet capable of continuous quantum error correction for fault-tolerant quantum computation. Hence, quantum algorithms designed in the prefault-tolerant era cannot neglect the noisy nature of the hardware, and investigating the relationship between quantum hardware performance and the output of quantum algorithms is essential. In this work, we experimentally study how hardware-aware variational quantum circuits on a superconducting quantum processing unit can model distributions relevant to specific use-case applications for credit risk analysis, e.g., standard Gaussian distributions for latent factor loading in the Gaussian Conditional-Independence model. We use a transpilation technique tailored to the specific quantum hardware topology, which minimizes gate depth and connectivity violations, and we calibrate the gate rotations of the circuit to achieve an optimized output from quantum algorithms. Our results demonstrate the viability of quantum adaptation on a small-scale, proof-of-concept model inspired by financial applications and offer a good starting point for understanding the practical use of NISQ devices.
基于量子电路的信用风险自适应分析
噪声和中等规模量子(NISQ)处理器对噪声敏感,容易发生量子退相干,并且还无法进行容错量子计算的连续量子纠错。因此,在预容错时代设计的量子算法不能忽视硬件的噪声特性,研究量子硬件性能与量子算法输出之间的关系至关重要。在这项工作中,我们通过实验研究了超导量子处理单元上的硬件感知变分量子电路如何建模与信用风险分析特定用例应用相关的分布,例如,高斯条件独立模型中潜在因素负载的标准高斯分布。我们使用了一种针对特定量子硬件拓扑定制的平移技术,该技术最大限度地减少了栅极深度和连通性违规,并校准了电路的栅极旋转,以实现量子算法的优化输出。我们的研究结果证明了量子自适应在一个受金融应用启发的小规模概念验证模型上的可行性,并为理解NISQ设备的实际使用提供了一个很好的起点。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
CiteScore
8.00
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信
小红书