Noise tolerant and power optimized ternary combinational circuits for arithmetic logic unit

Katyayani Chauhan, Deepika Bansal
{"title":"Noise tolerant and power optimized ternary combinational circuits for arithmetic logic unit","authors":"Katyayani Chauhan,&nbsp;Deepika Bansal","doi":"10.1016/j.prime.2025.100912","DOIUrl":null,"url":null,"abstract":"<div><div>This article proposed the use of an efficient ternary multiplexer as a building block in the implementation of ternary adders and multipliers. These designs aim to reduce the power consumption and minimize the transistor counts while maintaining low noise sensitivity. All ternary circuits use carbon nanotube field-effect transistor technology to achieve all levels due to the variable threshold property. The proposed ternary circuits have been evaluated and compared to state-of-the-art designs in the literature using the HSPICE simulator. The average power consumption of the proposed ternary multiplexer has improved up to 95 %. The average power of the proposed ternary half adder is improved by 99 % and the power-delay product of it is reduced up to 99 %. The proposed ternary multiplier and ternary half adder have reduced the transistor count by up to 60 % and 36 % respectively, in comparison to existing designs. The delay of the proposed ternary multiplier and ternary half adder has been reduced by up to 13 % and 93 %, respectively.</div></div>","PeriodicalId":100488,"journal":{"name":"e-Prime - Advances in Electrical Engineering, Electronics and Energy","volume":"11 ","pages":"Article 100912"},"PeriodicalIF":0.0000,"publicationDate":"2025-01-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"e-Prime - Advances in Electrical Engineering, Electronics and Energy","FirstCategoryId":"1085","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S2772671125000191","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This article proposed the use of an efficient ternary multiplexer as a building block in the implementation of ternary adders and multipliers. These designs aim to reduce the power consumption and minimize the transistor counts while maintaining low noise sensitivity. All ternary circuits use carbon nanotube field-effect transistor technology to achieve all levels due to the variable threshold property. The proposed ternary circuits have been evaluated and compared to state-of-the-art designs in the literature using the HSPICE simulator. The average power consumption of the proposed ternary multiplexer has improved up to 95 %. The average power of the proposed ternary half adder is improved by 99 % and the power-delay product of it is reduced up to 99 %. The proposed ternary multiplier and ternary half adder have reduced the transistor count by up to 60 % and 36 % respectively, in comparison to existing designs. The delay of the proposed ternary multiplier and ternary half adder has been reduced by up to 13 % and 93 %, respectively.
求助全文
约1分钟内获得全文 求助全文
来源期刊
CiteScore
2.10
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信