Man Li, Anqi Liu, Jiafei Yao, Jun Zhang, Zixuan Wang, Fanyu Liu, Yufeng Guo
{"title":"Novel dynamic back-gate control technology for performance improvement in ultrathin double SOI LDMOS","authors":"Man Li, Anqi Liu, Jiafei Yao, Jun Zhang, Zixuan Wang, Fanyu Liu, Yufeng Guo","doi":"10.1007/s43236-024-00889-z","DOIUrl":null,"url":null,"abstract":"<p>Novel performance improvement technology is developed for an ultrathin Double Silicon-on-Insulator (DSOI) Lateral Double-diffused Metal–Oxide–Semiconductor (LDMOS) with a heavy doping drift region, which is simulated using TCAD and an advanced application module for circuit analysis (CA-AAM). A peripheral circuit was proposed to dynamically control the independent back-gate electrode of the DSOI, with a zero bias for the ON-state and a negative bias for the OFF-state. A heavily doped drift region was designed to maintain a low specific on-resistance (<i>R</i><sub><i>on,sp</i></sub>), where a negative back-gate bias would induce positive charges to compensate for the heavily doped ionized acceptors. This results in an improved breakdown voltage (<i>BV</i>). Therefore, it rebuilds the traditional reduced surface field (RESURF) condition. Results indicate that the developed technology exhibits optimization in terms of the <i>BV</i>, <i>R</i><sub><i>on,sp</i></sub>, OFF-state leakage current, ON-state current, peak transconductance, cut-off frequency, turn-off time, Baliga’s figure of merits (BFOM), and figure of merits (FOM) when compared with the conventional RESURF technology.</p>","PeriodicalId":50081,"journal":{"name":"Journal of Power Electronics","volume":"10 1","pages":""},"PeriodicalIF":1.3000,"publicationDate":"2024-08-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Journal of Power Electronics","FirstCategoryId":"5","ListUrlMain":"https://doi.org/10.1007/s43236-024-00889-z","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0
Abstract
Novel performance improvement technology is developed for an ultrathin Double Silicon-on-Insulator (DSOI) Lateral Double-diffused Metal–Oxide–Semiconductor (LDMOS) with a heavy doping drift region, which is simulated using TCAD and an advanced application module for circuit analysis (CA-AAM). A peripheral circuit was proposed to dynamically control the independent back-gate electrode of the DSOI, with a zero bias for the ON-state and a negative bias for the OFF-state. A heavily doped drift region was designed to maintain a low specific on-resistance (Ron,sp), where a negative back-gate bias would induce positive charges to compensate for the heavily doped ionized acceptors. This results in an improved breakdown voltage (BV). Therefore, it rebuilds the traditional reduced surface field (RESURF) condition. Results indicate that the developed technology exhibits optimization in terms of the BV, Ron,sp, OFF-state leakage current, ON-state current, peak transconductance, cut-off frequency, turn-off time, Baliga’s figure of merits (BFOM), and figure of merits (FOM) when compared with the conventional RESURF technology.
期刊介绍:
The scope of Journal of Power Electronics includes all issues in the field of Power Electronics. Included are techniques for power converters, adjustable speed drives, renewable energy, power quality and utility applications, analysis, modeling and control, power devices and components, power electronics education, and other application.