Performance analysis for induction motor fed by reduced switch symmetrical multilevel inverter topology

Ujwal Gajula, Kalpanadevi Manivannan, N. M. Reddy
{"title":"Performance analysis for induction motor fed by reduced switch symmetrical multilevel inverter topology","authors":"Ujwal Gajula, Kalpanadevi Manivannan, N. M. Reddy","doi":"10.11591/ijpeds.v15.i2.pp925-934","DOIUrl":null,"url":null,"abstract":"Due to its capacity to supply more voltage levels than conventional 2-level inverters, multilevel inverters have attracted a lot of attention in recent years. Multilevel inverters may produce output waveforms that nearly approximate sinusoidal waveforms because to this characteristic, which also significantly lowers harmonic distortion. In many different power conversion systems, the introduction of reduced switch symmetrical multilevel inverter topologies has drawn significant interest. Numerous benefits, such as higher output voltage quality, reduced harmonic distortions, and increased power conversion efficiency, are provided by these novel topologies. The inclusion of these inverters in the feeding of induction motors is one of their many prominent uses. In this paper, a generalized topology is presented that generates nine levels using nine switching devices. To reduce complexity, switching pulses are generated using a low frequency pulse width modulation technique. MATLAB/Simulink is used to analyze the performance assessment of a unique three-phase symmetric cascaded multilevel inverter-based reduced switch symmetrical inverter fed induction motor drive, brushless DC (BLDC) motor and grid has been verified. According to the findings the total harmonic distortion (THD) is found to be 15% for a three-phase system and as the number of levels increases to 17 level the THD is 7.10%.","PeriodicalId":355274,"journal":{"name":"International Journal of Power Electronics and Drive Systems (IJPEDS)","volume":"55 18","pages":""},"PeriodicalIF":0.0000,"publicationDate":"2024-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Journal of Power Electronics and Drive Systems (IJPEDS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.11591/ijpeds.v15.i2.pp925-934","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Due to its capacity to supply more voltage levels than conventional 2-level inverters, multilevel inverters have attracted a lot of attention in recent years. Multilevel inverters may produce output waveforms that nearly approximate sinusoidal waveforms because to this characteristic, which also significantly lowers harmonic distortion. In many different power conversion systems, the introduction of reduced switch symmetrical multilevel inverter topologies has drawn significant interest. Numerous benefits, such as higher output voltage quality, reduced harmonic distortions, and increased power conversion efficiency, are provided by these novel topologies. The inclusion of these inverters in the feeding of induction motors is one of their many prominent uses. In this paper, a generalized topology is presented that generates nine levels using nine switching devices. To reduce complexity, switching pulses are generated using a low frequency pulse width modulation technique. MATLAB/Simulink is used to analyze the performance assessment of a unique three-phase symmetric cascaded multilevel inverter-based reduced switch symmetrical inverter fed induction motor drive, brushless DC (BLDC) motor and grid has been verified. According to the findings the total harmonic distortion (THD) is found to be 15% for a three-phase system and as the number of levels increases to 17 level the THD is 7.10%.
采用减小开关对称多电平逆变器拓扑结构的感应电机性能分析
与传统的两电平逆变器相比,多电平逆变器能提供更多的电压电平,因此近年来备受关注。多电平逆变器可产生近似正弦波的输出波形,这一特性也大大降低了谐波失真。在许多不同的电源转换系统中,采用减少开关的对称多电平逆变器拓扑结构引起了人们的极大兴趣。这些新颖的拓扑结构具有许多优点,如更高的输出电压质量、更低的谐波失真和更高的功率转换效率。将这些逆变器用于感应电机的馈电是其众多突出用途之一。本文介绍了一种通用拓扑结构,可使用九个开关器件产生九个电平。为了降低复杂性,开关脉冲采用了低频脉宽调制技术。本文使用 MATLAB/Simulink 对基于减少开关对称逆变器的独特三相对称级联多电平逆变器的性能评估进行了分析,并对馈电感应电机驱动器、无刷直流(BLDC)电机和电网进行了验证。研究结果表明,三相系统的总谐波失真(THD)为 15%,当电平数增加到 17 级时,总谐波失真为 7.10%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信