A new approach of stuck-at fault simulation for synchronous digital systems

Abstract

A new approach is proposed for stuck-at fault simulations. Stuck-at fault models in the approach are developed via the component connection model. Based on the approach, a simulation program is designed. A combinational logic circuit is simulated and the test sets are generated using the program.