Neuron Models in FPGA Hardware - A Route from High Level Descriptions to Hardware Implementations

F. Krewer, Aedan Coffey, F. Callaly, F. Morgan
{"title":"Neuron Models in FPGA Hardware - A Route from High Level Descriptions to Hardware Implementations","authors":"F. Krewer, Aedan Coffey, F. Callaly, F. Morgan","doi":"10.5220/0005190501770183","DOIUrl":null,"url":null,"abstract":"This paper presents the LEMS2HDL toolsuite which converts Low Entropy Model Specification (LEMS) neuron/neural network models to synthesisable Hardware Description Language (HDL) hardware descriptions. The LEMS2HDL process will provide a route for the neuroscience community to perform accelerated Field-Programmable Gate Array (FPGA) hardware implementations of the growing library of LEMS neuron/neural network models. The paper describes the LEMS to HDL conversion process and references the previously reported vicilogic platform. The paper compares the resulting FPGA hardware simulation of three LEMS neuron models with the LEMS model simulation.","PeriodicalId":167011,"journal":{"name":"International Congress on Neurotechnology, Electronics and Informatics","volume":"6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Congress on Neurotechnology, Electronics and Informatics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.5220/0005190501770183","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

This paper presents the LEMS2HDL toolsuite which converts Low Entropy Model Specification (LEMS) neuron/neural network models to synthesisable Hardware Description Language (HDL) hardware descriptions. The LEMS2HDL process will provide a route for the neuroscience community to perform accelerated Field-Programmable Gate Array (FPGA) hardware implementations of the growing library of LEMS neuron/neural network models. The paper describes the LEMS to HDL conversion process and references the previously reported vicilogic platform. The paper compares the resulting FPGA hardware simulation of three LEMS neuron models with the LEMS model simulation.
FPGA硬件中的神经元模型——从高级描述到硬件实现的路径
本文提出了将低熵模型规范(LEMS)神经元/神经网络模型转换为可合成硬件描述语言(HDL)硬件描述的LEMS2HDL工具包。LEMS 2hdl过程将为神经科学界提供一条途径,以执行不断增长的LEMS神经元/神经网络模型库的加速现场可编程门阵列(FPGA)硬件实现。本文描述了LEMS到HDL的转换过程,并参考了已有的相关文献。本文将三种LEMS神经元模型的FPGA硬件仿真结果与LEMS模型仿真结果进行了比较。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信