Design and Simulation of single-stage single-switch electronic ballast with SEPIC topology for fluorescent lamps

V. V. Reddy, S. Paleti
{"title":"Design and Simulation of single-stage single-switch electronic ballast with SEPIC topology for fluorescent lamps","authors":"V. V. Reddy, S. Paleti","doi":"10.1109/ICETEEEM.2012.6494496","DOIUrl":null,"url":null,"abstract":"Design and Simulation of single stage Single Switch electronic ballast by integrating a SEPIC power factor corrector for fluorescent lamp is presented in this paper. The simulation is done for 20W fluorescent lamp in MATLAB/Simulink environment The input is 220ν,1-Φ AC supply at 50Hz. The circuit presents an input LC configuration, to shape the input line current and also to reduce the unwanted disturbances injected from the high frequency electronic ballast into the mains. The circuit also comprises of SEPIC which acts as an inherent PFC. Single stage topology has been taken into consideration which reduces the requirement of extra power switches. By integrating the power switches used in SEPIC and current-fed resonant inverter, new single stage electronic ballast is implemented which is used to both correct the input power factor and drive the fluorescent lamp. Simulation results are provided to justify all the theoretical analysis on a 20-W CFL.","PeriodicalId":213443,"journal":{"name":"2012 International Conference on Emerging Trends in Electrical Engineering and Energy Management (ICETEEEM)","volume":"20 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 International Conference on Emerging Trends in Electrical Engineering and Energy Management (ICETEEEM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICETEEEM.2012.6494496","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Design and Simulation of single stage Single Switch electronic ballast by integrating a SEPIC power factor corrector for fluorescent lamp is presented in this paper. The simulation is done for 20W fluorescent lamp in MATLAB/Simulink environment The input is 220ν,1-Φ AC supply at 50Hz. The circuit presents an input LC configuration, to shape the input line current and also to reduce the unwanted disturbances injected from the high frequency electronic ballast into the mains. The circuit also comprises of SEPIC which acts as an inherent PFC. Single stage topology has been taken into consideration which reduces the requirement of extra power switches. By integrating the power switches used in SEPIC and current-fed resonant inverter, new single stage electronic ballast is implemented which is used to both correct the input power factor and drive the fluorescent lamp. Simulation results are provided to justify all the theoretical analysis on a 20-W CFL.
荧光灯用SEPIC拓扑单级单开关电子镇流器设计与仿真
介绍了集成SEPIC功率因数校正器的荧光灯单级单开关电子镇流器的设计与仿真。在MATLAB/Simulink环境下对20W荧光灯进行仿真,输入220ν,1-Φ 50Hz交流电源。该电路呈现输入LC配置,以形成输入线路电流,并减少从高频电子镇流器注入市电的不必要的干扰。该电路还包括SEPIC,它作为固有的pfc。单级拓扑已被考虑,这减少了额外的功率开关的需求。将SEPIC中的功率开关与电流谐振逆变器集成在一起,实现了一种新型的单级电子镇流器,既能校正输入功率因数,又能驱动荧光灯。仿真结果验证了对20w CFL的理论分析。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信