NoC-centric partitioning and reconfiguration technologies for the efficient sharing of multi-core programmable accelerators

Abstract

Today, multi- and many-core architectures are gaining momentum as a potential source of hardware acceleration, bringing to new challenges for system designers related to both system virtualization and runtime testing. My research activity tackles these challenges exploiting and optimizing the capabilities of reconfiguring the routing function at runtime.