Processor configuration for real-time SAR image generation

T. H. Einstein
{"title":"Processor configuration for real-time SAR image generation","authors":"T. H. Einstein","doi":"10.1109/NRC.1998.677979","DOIUrl":null,"url":null,"abstract":"This paper describes how to configure a multicomputer for real-time SAR image generation so as to minimize either the total number of processors or the amount of data buffer memory required. The total number of processors is minimized by arranging the processors in a pipeline of parallel processor clusters, with double-buffering at the input and output of each cluster. In contrast, the total memory requirement is minimized by implementing the application on a round-robin arrangement of identical processor modules, each module consisting of a single cluster of parallel processors. Depending upon the incoming data rate to be processed, the memory requirement of this minimum-memory configuration may be as little as one-eighth that of the minimum-processor pipeline configuration, at the cost of between 25 and 70% more processors.","PeriodicalId":432418,"journal":{"name":"Proceedings of the 1998 IEEE Radar Conference, RADARCON'98. Challenges in Radar Systems and Solutions (Cat. No.98CH36197)","volume":"117 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-05-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 1998 IEEE Radar Conference, RADARCON'98. Challenges in Radar Systems and Solutions (Cat. No.98CH36197)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NRC.1998.677979","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper describes how to configure a multicomputer for real-time SAR image generation so as to minimize either the total number of processors or the amount of data buffer memory required. The total number of processors is minimized by arranging the processors in a pipeline of parallel processor clusters, with double-buffering at the input and output of each cluster. In contrast, the total memory requirement is minimized by implementing the application on a round-robin arrangement of identical processor modules, each module consisting of a single cluster of parallel processors. Depending upon the incoming data rate to be processed, the memory requirement of this minimum-memory configuration may be as little as one-eighth that of the minimum-processor pipeline configuration, at the cost of between 25 and 70% more processors.
处理器配置实时SAR图像生成
本文描述了如何配置一台多计算机来实时生成SAR图像,从而最小化处理器的总数或所需的数据缓冲存储器的数量。通过将处理器安排在并行处理器集群的管道中,并在每个集群的输入和输出处使用双缓冲,可以最小化处理器的总数。相反,通过在相同处理器模块的循环安排上实现应用程序,将总内存需求最小化,每个模块由单个并行处理器集群组成。根据要处理的传入数据速率,这种最小内存配置的内存需求可能只有最小处理器流水线配置的八分之一,而代价是多出25%到70%的处理器。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信