Optimal synthesis of digital counter

Abstract

This paper presents a unified and systematic approach to the analysis and synthesis of digital counters. Our method consists, firstly of analysing a given 3 bit counter to develop the state diagram and to investigate the possibility of hangup states. Based on this, we then synthesized a given logic function. Different synthesis methods are discussed, compared, and finally, an optimum circuit meeting the design specifications is selected.