Level-3 BLAS and LU Factorization on a Matrix Processor

A. Zekri, S. Sedukhin
{"title":"Level-3 BLAS and LU Factorization on a Matrix Processor","authors":"A. Zekri, S. Sedukhin","doi":"10.2197/IPSJDC.4.151","DOIUrl":null,"url":null,"abstract":"As increasing clock frequency approaches its physical limits, a good approach to enhance performance is to increase parallelism by integrating more cores as coprocessors to general-purpose processors in order to handle the different workloads in scientific, engineering, and signal processing applications. In this paper, we propose a many-core matrix processor model consisting of a scalar unit augmented with b × b simple cores tightly connected in a 2D torus matrix unit to accelerate matrix-based kernels. Data load/store is overlapped with computing using a decoupled data access unit that moves b × b blocks of data between memory and the two scalar and matrix processing units. The operation of the matrix unit is mainly processing fine-grained b × b matrix multiply-add (MMA) operations. We formulate the data alignment operations including matrix transposition and skewing as MMA operations in order to overlap them with data load/store. Two fundamental linear algebra algorithms are designed and an- alytically evaluated on the proposed matrix processor: the Level-3 BLAS kernel, GEMM, and the LU factorization with partial pivoting, the main step in solving linear systems of equa- tions. For the GEMM kernel, the maximum speed of computing measured in FLOPs/cycle is approached for different matrix sizes, n , and block sizes, b. The speed of the LU factorization for relatively large values of n ranges from around 50–90% of the maximum speed depending on the model parameters. Overall, the analytical results show the merits of using the matrix unit for accelerating the matrix-based applications.","PeriodicalId":432390,"journal":{"name":"Ipsj Digital Courier","volume":"129 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-03-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Ipsj Digital Courier","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.2197/IPSJDC.4.151","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

As increasing clock frequency approaches its physical limits, a good approach to enhance performance is to increase parallelism by integrating more cores as coprocessors to general-purpose processors in order to handle the different workloads in scientific, engineering, and signal processing applications. In this paper, we propose a many-core matrix processor model consisting of a scalar unit augmented with b × b simple cores tightly connected in a 2D torus matrix unit to accelerate matrix-based kernels. Data load/store is overlapped with computing using a decoupled data access unit that moves b × b blocks of data between memory and the two scalar and matrix processing units. The operation of the matrix unit is mainly processing fine-grained b × b matrix multiply-add (MMA) operations. We formulate the data alignment operations including matrix transposition and skewing as MMA operations in order to overlap them with data load/store. Two fundamental linear algebra algorithms are designed and an- alytically evaluated on the proposed matrix processor: the Level-3 BLAS kernel, GEMM, and the LU factorization with partial pivoting, the main step in solving linear systems of equa- tions. For the GEMM kernel, the maximum speed of computing measured in FLOPs/cycle is approached for different matrix sizes, n , and block sizes, b. The speed of the LU factorization for relatively large values of n ranges from around 50–90% of the maximum speed depending on the model parameters. Overall, the analytical results show the merits of using the matrix unit for accelerating the matrix-based applications.
矩阵处理器上的3级BLAS和LU分解
随着时钟频率的增加接近其物理极限,提高性能的一个好方法是通过将更多的内核作为协处理器集成到通用处理器来增加并行性,以便处理科学、工程和信号处理应用程序中的不同工作负载。本文提出了一种多核矩阵处理器模型,该模型由一个标量单元增广b × b个紧密连接在二维环面矩阵单元中的简单核组成,以加速基于矩阵的内核。数据加载/存储与使用解耦数据访问单元的计算重叠,该单元在内存和两个标量和矩阵处理单元之间移动b × b块数据。矩阵单元的操作主要是处理细粒度的b × b矩阵乘加(MMA)运算。我们将包括矩阵变换和倾斜在内的数据对齐操作制定为MMA操作,以便与数据加载/存储重叠。设计了两种基本的线性代数算法,并在该矩阵处理器上进行了分析评估:3级BLAS核(GEMM)和求解线性方程组的主要步骤—带偏轴的LU分解。对于GEMM内核,对于不同的矩阵大小、n和块大小,可以接近以FLOPs/周期为单位测量的最大计算速度,b。对于相对较大的n值,LU分解的速度范围约为最大速度的50-90%,具体取决于模型参数。总的来说,分析结果表明了使用矩阵单元来加速基于矩阵的应用的优点。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信