Custom design of a hardware fuzzy logic controller

D. Hung
{"title":"Custom design of a hardware fuzzy logic controller","authors":"D. Hung","doi":"10.1109/FUZZY.1994.343560","DOIUrl":null,"url":null,"abstract":"The paper describes a custom designed hardware fuzzy logic controller (FLC) for high speed real-time control applications. With a pipelined parallel architecture, the FLC can operate at very high speeds. The FLC can also gain the ability of online adaptation by connecting itself to a supervisory microprocessor so that its performance can be constantly monitored and its knowledge base can be updated at run time. A two inputs, one output prototype of the PLC has been implemented with a Xilinx XC4008-6 FPGA and a separate EPROM. With the FLC's control unit operating at a clock speed of 20 MHz, the FLC can produce 9 million control actions per second.<<ETX>>","PeriodicalId":153967,"journal":{"name":"Proceedings of 1994 IEEE 3rd International Fuzzy Systems Conference","volume":"34 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-06-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 1994 IEEE 3rd International Fuzzy Systems Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/FUZZY.1994.343560","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 14

Abstract

The paper describes a custom designed hardware fuzzy logic controller (FLC) for high speed real-time control applications. With a pipelined parallel architecture, the FLC can operate at very high speeds. The FLC can also gain the ability of online adaptation by connecting itself to a supervisory microprocessor so that its performance can be constantly monitored and its knowledge base can be updated at run time. A two inputs, one output prototype of the PLC has been implemented with a Xilinx XC4008-6 FPGA and a separate EPROM. With the FLC's control unit operating at a clock speed of 20 MHz, the FLC can produce 9 million control actions per second.<>
自定义设计一个硬件模糊逻辑控制器
本文介绍了一种自定义的硬件模糊控制器(FLC),用于高速实时控制。采用流水线并行架构,FLC可以在非常高的速度下运行。通过与监控微处理器连接,FLC还可以获得在线适应能力,从而可以对其性能进行持续监控,并在运行时更新其知识库。采用Xilinx XC4008-6 FPGA和单独的EPROM实现了PLC的双输入一输出原型。当FLC的控制单元以20 MHz的时钟速度运行时,FLC每秒可以产生900万个控制动作
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信