WireFET Technology for 3-D Integrated Circuits

V. Varadarajan, Y. Yasuda, S. Balasubramanian, T. Liu
{"title":"WireFET Technology for 3-D Integrated Circuits","authors":"V. Varadarajan, Y. Yasuda, S. Balasubramanian, T. Liu","doi":"10.1109/IEDM.2006.346982","DOIUrl":null,"url":null,"abstract":"A novel method to fabricate a transistor directly within a wire is presented. The phenomenon of aluminum-induced crystallization of silicon is used to embed crystalline Si regions within an aluminum wire, enabling FETs to be fabricated directly within interconnects. The wireFET fabrication process is relatively simple, does not require unconventional materials or processing methods, and has low associated thermal budget (Tmax les 400 degC), so that it can be a cost-effective method for implementing 3-dimensionally integrated circuits","PeriodicalId":366359,"journal":{"name":"2006 International Electron Devices Meeting","volume":"6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 International Electron Devices Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2006.346982","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

A novel method to fabricate a transistor directly within a wire is presented. The phenomenon of aluminum-induced crystallization of silicon is used to embed crystalline Si regions within an aluminum wire, enabling FETs to be fabricated directly within interconnects. The wireFET fabrication process is relatively simple, does not require unconventional materials or processing methods, and has low associated thermal budget (Tmax les 400 degC), so that it can be a cost-effective method for implementing 3-dimensionally integrated circuits
用于三维集成电路的WireFET技术
提出了一种直接在导线内制造晶体管的新方法。利用铝诱导的硅晶化现象,在铝线内嵌入晶体硅区域,使场效应管能够直接在互连中制造。wireFET的制造过程相对简单,不需要非常规的材料或加工方法,并且具有较低的相关热预算(Tmax不超过400℃),因此它可以成为实现三维集成电路的一种经济有效的方法
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信