Improving Robustness of Dual Port SRAM by finding additional bugs in design using ESPCV flow to compare Schematics v/s Verilog on 12LP GF Technology as an example
Sneha Sharma, Madhu Shandilya, O. P. Meena, Naresh Gandham
{"title":"Improving Robustness of Dual Port SRAM by finding additional bugs in design using ESPCV flow to compare Schematics v/s Verilog on 12LP GF Technology as an example","authors":"Sneha Sharma, Madhu Shandilya, O. P. Meena, Naresh Gandham","doi":"10.29027/ijirase.v3.i11.2019.423-427","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":447225,"journal":{"name":"International Journal of Innovative Research in Applied Sciences and Engineering","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2019-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Journal of Innovative Research in Applied Sciences and Engineering","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.29027/ijirase.v3.i11.2019.423-427","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}