A low-power fully differential 2.4-GHz prescaler in 0.18 /spl mu/m CMOS technology

S. Machan
{"title":"A low-power fully differential 2.4-GHz prescaler in 0.18 /spl mu/m CMOS technology","authors":"S. Machan","doi":"10.1109/IWSOC.2003.1213014","DOIUrl":null,"url":null,"abstract":"A fully differential 2.4-GHz 8/9 dual modulus prescaler is presented in this paper. The circuit has been constructed in a 0.18 /spl mu/m 1.8 V CMOS process for use in a low-power ISM transceiver. The prescaler consists of internal buffering, the divider itself, a differential to CMOS converter, and a self-contained current source. Simulations imply a maximum operating frequency of 3.05 GHz which is the measurement of the silicon support. Its simulated current drain is 2.5 mA and it occupies an area of 130 /spl mu/m /spl times/ 60 /spl mu/m.","PeriodicalId":259178,"journal":{"name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","volume":"25 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-07-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWSOC.2003.1213014","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A fully differential 2.4-GHz 8/9 dual modulus prescaler is presented in this paper. The circuit has been constructed in a 0.18 /spl mu/m 1.8 V CMOS process for use in a low-power ISM transceiver. The prescaler consists of internal buffering, the divider itself, a differential to CMOS converter, and a self-contained current source. Simulations imply a maximum operating frequency of 3.05 GHz which is the measurement of the silicon support. Its simulated current drain is 2.5 mA and it occupies an area of 130 /spl mu/m /spl times/ 60 /spl mu/m.
采用0.18 /spl μ l /m CMOS技术的低功耗全差分2.4 ghz预分频器
提出了一种全差分2.4 ghz 8/9双模预分频器。该电路以0.18 /spl mu/m 1.8 V CMOS工艺构建,用于低功耗ISM收发器。预分频器由内部缓冲器、分频器本身、差分到CMOS转换器和一个独立的电流源组成。模拟表明最大工作频率为3.05 GHz,这是硅支撑的测量值。其模拟漏电流为2.5 mA,占用面积为130 /spl亩/米/spl倍/ 60 /spl亩/米。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信