RTL-level modeling of an 8B/10B encoder-decoder using SystemC

I. Aref, N. Ahmed, F. Rodríguez-Salazar, K. Elgaid
{"title":"RTL-level modeling of an 8B/10B encoder-decoder using SystemC","authors":"I. Aref, N. Ahmed, F. Rodríguez-Salazar, K. Elgaid","doi":"10.1109/WOCN.2008.4542493","DOIUrl":null,"url":null,"abstract":"This paper presents an RTL-level model of an 8B/10B encoder/decoder block in SystemC. The use of 8B/10B coding is an important technique in the construction of high performance serial interfaces. These are particularly suitable for alleviating the I/O bottleneck of state of the art systems (which are pinout, rather than bandwidth limited). SystemC has been chosen because it provides a homogeneous design flow for complex designs (i.e. SoC and IP based design), where system modeling at the early stages of the design becomes increasingly important.","PeriodicalId":363625,"journal":{"name":"2008 5th IFIP International Conference on Wireless and Optical Communications Networks (WOCN '08)","volume":"26 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-05-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 5th IFIP International Conference on Wireless and Optical Communications Networks (WOCN '08)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/WOCN.2008.4542493","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11

Abstract

This paper presents an RTL-level model of an 8B/10B encoder/decoder block in SystemC. The use of 8B/10B coding is an important technique in the construction of high performance serial interfaces. These are particularly suitable for alleviating the I/O bottleneck of state of the art systems (which are pinout, rather than bandwidth limited). SystemC has been chosen because it provides a homogeneous design flow for complex designs (i.e. SoC and IP based design), where system modeling at the early stages of the design becomes increasingly important.
基于SystemC的8B/10B编码器rtl级建模
本文提出了SystemC中8B/10B编码器/解码器块的rtl级模型。8B/10B编码是构建高性能串行接口的一项重要技术。它们特别适合于缓解当前系统的I/O瓶颈(它们是引脚输出的,而不是带宽限制的)。之所以选择SystemC,是因为它为复杂的设计(即基于SoC和IP的设计)提供了一个均匀的设计流程,在设计的早期阶段系统建模变得越来越重要。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信