Asynchronous Dual-Thread Communication Module with Parent/Children Resource Management in Multi-core Architecture

Qingfei Xu, Xinyu Yang
{"title":"Asynchronous Dual-Thread Communication Module with Parent/Children Resource Management in Multi-core Architecture","authors":"Qingfei Xu, Xinyu Yang","doi":"10.1109/CICN.2016.115","DOIUrl":null,"url":null,"abstract":"While Multi-Core architecture has been widely applied to processor designing, the cross-domain communication is growing fast in this architecture and becomes a quite important method to estimate the processor performance. In this paper, we designed a novel communication mechanism that can be deployed as either message senders or receivers, proposed a dual-thread module which can help the communication processors quickly deal with the coming requests and implemented a parent/children resource management mechanism to effectively utilize the resources to improve their capacities of handling messages. We implemented this design on a FPGA platform with a three-core architecture installed ThreadX on each core of them, in the end we described the approach to evaluate our design which proved that this design can improve both resource utilization and communication performance.","PeriodicalId":189849,"journal":{"name":"2016 8th International Conference on Computational Intelligence and Communication Networks (CICN)","volume":"34 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 8th International Conference on Computational Intelligence and Communication Networks (CICN)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICN.2016.115","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

While Multi-Core architecture has been widely applied to processor designing, the cross-domain communication is growing fast in this architecture and becomes a quite important method to estimate the processor performance. In this paper, we designed a novel communication mechanism that can be deployed as either message senders or receivers, proposed a dual-thread module which can help the communication processors quickly deal with the coming requests and implemented a parent/children resource management mechanism to effectively utilize the resources to improve their capacities of handling messages. We implemented this design on a FPGA platform with a three-core architecture installed ThreadX on each core of them, in the end we described the approach to evaluate our design which proved that this design can improve both resource utilization and communication performance.
多核架构中具有父/子资源管理的异步双线程通信模块
随着多核架构在处理器设计中的广泛应用,多核架构中的跨域通信发展迅速,成为评估处理器性能的重要手段。本文设计了一种既可以作为消息发送方也可以作为消息接收方的通信机制,提出了一个双线程模块,可以帮助通信处理器快速处理即将到来的请求,并实现了父/子资源管理机制,有效地利用资源来提高其处理消息的能力。我们在一个三核架构的FPGA平台上实现了这个设计,每个核上都安装了ThreadX,最后我们描述了评估我们设计的方法,证明了这个设计可以提高资源利用率和通信性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信