Reconfigurable processor for public-key cryptography

N. Symth, M. McLoone, J. McCanny
{"title":"Reconfigurable processor for public-key cryptography","authors":"N. Symth, M. McLoone, J. McCanny","doi":"10.1109/SIPS.2005.1579848","DOIUrl":null,"url":null,"abstract":"This paper proposes a novel processor architecture that provides a reconfigurable computing platform for modular exponentiation used in RSA and Diffle-Hellman public-key cryptography. The processor can operate autonomously to perform all operations required for modular exponentiation. A parallel-processing pipeline offers the versatility to perform any large-integer arithmetic. The processor can perform modular exponentiation using classical exponentiation, Montgomery multiplication and Barrett reduction. Hardware exponent receding is used to improve the efficiency of square-and-multiply algorithms by 15%. The performance of the processor is competitive in comparison to fixed functionality hardware implementations and is significantly faster than general purpose public-key cryptographic processors previously reported in the literature.","PeriodicalId":436123,"journal":{"name":"IEEE Workshop on Signal Processing Systems Design and Implementation, 2005.","volume":"2012 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Workshop on Signal Processing Systems Design and Implementation, 2005.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SIPS.2005.1579848","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

This paper proposes a novel processor architecture that provides a reconfigurable computing platform for modular exponentiation used in RSA and Diffle-Hellman public-key cryptography. The processor can operate autonomously to perform all operations required for modular exponentiation. A parallel-processing pipeline offers the versatility to perform any large-integer arithmetic. The processor can perform modular exponentiation using classical exponentiation, Montgomery multiplication and Barrett reduction. Hardware exponent receding is used to improve the efficiency of square-and-multiply algorithms by 15%. The performance of the processor is competitive in comparison to fixed functionality hardware implementations and is significantly faster than general purpose public-key cryptographic processors previously reported in the literature.
用于公钥加密的可重构处理器
本文提出了一种新的处理器体系结构,为RSA和Diffle-Hellman公钥加密中的模块化幂运算提供了一个可重构的计算平台。该处理器可以自主运行,以执行模块化幂运算所需的所有操作。并行处理管道提供了执行任何大整数运算的通用性。该处理器可以使用经典幂运算、蒙哥马利乘法和巴雷特约简来执行模幂运算。采用硬件指数消退法,使平乘算法的效率提高了15%。与固定功能硬件实现相比,处理器的性能具有竞争力,并且比以前文献中报道的通用公钥加密处理器要快得多。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信