Pilot-aided Packet Synchronization and Single-Tone Parameter Estimation on an FPGA Platform

Abstract

In this paper, an FPGA implementation in which packet synchronization is performed by transmitting pilot sequences will be explained. In addition, in order to recover the frequency offset between the frequencies of oscillators at the transmitter and the receiver, a PLL like structure is proposed.