An Inductorless 60GHz Down-Conversion Mixer in 22nm FD-SOI CMOS Technology

P. V. Testa, V. Riess, C. Carta, F. Ellinger
{"title":"An Inductorless 60GHz Down-Conversion Mixer in 22nm FD-SOI CMOS Technology","authors":"P. V. Testa, V. Riess, C. Carta, F. Ellinger","doi":"10.23919/EuMIC.2019.8909566","DOIUrl":null,"url":null,"abstract":"This paper presents an inductorless 60GHz down-conversion mixer integrated in a 22nm FD-SOI CMOS technology. The mixer is based on a single-balanced architecture followed by a common-source output buffer, and it performs a zero-IF conversion with –3dB corner frequency at 1GHz. The maximum differential single-side-band (SSB) conversion gain is 6dB, in agreement with simulation and circuit analysis. The required LO power is –4dBm, while the dissipated power is 18mW. The silicon footprint is 0.05mm2, which to the knowledge of the authors is the smallest reported so far for down-conversion mixers operating at 60GHz, with a factor 3 of improvement.","PeriodicalId":228725,"journal":{"name":"2019 14th European Microwave Integrated Circuits Conference (EuMIC)","volume":"554 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 14th European Microwave Integrated Circuits Conference (EuMIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/EuMIC.2019.8909566","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

This paper presents an inductorless 60GHz down-conversion mixer integrated in a 22nm FD-SOI CMOS technology. The mixer is based on a single-balanced architecture followed by a common-source output buffer, and it performs a zero-IF conversion with –3dB corner frequency at 1GHz. The maximum differential single-side-band (SSB) conversion gain is 6dB, in agreement with simulation and circuit analysis. The required LO power is –4dBm, while the dissipated power is 18mW. The silicon footprint is 0.05mm2, which to the knowledge of the authors is the smallest reported so far for down-conversion mixers operating at 60GHz, with a factor 3 of improvement.
采用22nm FD-SOI CMOS技术的无电感60GHz下变频混频器
本文介绍了一种采用22nm FD-SOI CMOS技术集成的无电感60GHz下变频混频器。混频器基于单平衡架构,然后是一个共源输出缓冲器,它在1GHz时以-3dB的角频率执行零中频转换。最大差分单边带(SSB)转换增益为6dB,与仿真和电路分析结果一致。所需LO功率为-4dBm,耗散功率为18mW。硅占地面积为0.05mm2,据作者所知,这是迄今为止报道的60GHz下变频混频器中最小的,改进系数为3。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信