Facilitating interconnect-based VLSI design

Abstract

Since interconnect is becoming a limiting constraint for microelectronics technology, VLSI design curricula and supporting CAD tools require significant change. We describe the introduction of Rensselaer's interconnect performance estimator (RIPE) into a VLSI design class.