Highly manufacturable sub-100 nm DRAM integrated with full functionality

S. Choi, B. Nam, J. Ku, D. Kim, S. Lee, J.J. Lee, J. Lee, J. Ryu, S. Heo, J.K. Cho, S. Yoon, C.J. Choi, Y.J. Lee, J. Chung, B.H. Kim, M.B. Lee, G. Choi, Y.S. Kim, K. Fujihara, U. Chung, J. Moon
{"title":"Highly manufacturable sub-100 nm DRAM integrated with full functionality","authors":"S. Choi, B. Nam, J. Ku, D. Kim, S. Lee, J.J. Lee, J. Lee, J. Ryu, S. Heo, J.K. Cho, S. Yoon, C.J. Choi, Y.J. Lee, J. Chung, B.H. Kim, M.B. Lee, G. Choi, Y.S. Kim, K. Fujihara, U. Chung, J. Moon","doi":"10.1109/VLSIT.2002.1015385","DOIUrl":null,"url":null,"abstract":"Sub-100 nm DRAM is successfully fabricated for the first time with several key technologies, including W/W/sub x/N-poly gate, bitline structure having low parasitic capacitance, Ru/Ta/sub 2/O/sub 5//poly-Si capacitor and advanced CVD-Al contact processes. A fully functional working device is obtained with promising cell performance. Each technology also shows its extendibility as a manufacturable module process for further scaled DRAM.","PeriodicalId":103040,"journal":{"name":"2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)","volume":"10 9","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-06-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2002.1015385","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

Sub-100 nm DRAM is successfully fabricated for the first time with several key technologies, including W/W/sub x/N-poly gate, bitline structure having low parasitic capacitance, Ru/Ta/sub 2/O/sub 5//poly-Si capacitor and advanced CVD-Al contact processes. A fully functional working device is obtained with promising cell performance. Each technology also shows its extendibility as a manufacturable module process for further scaled DRAM.
高度可制造的亚100纳米DRAM集成了完整的功能
采用W/W/sub x/ n多栅极、低寄生电容位线结构、Ru/Ta/sub 2/O/sub 5//多晶硅电容和先进的CVD-Al接触工艺等关键技术,首次成功制备了亚100nm DRAM。该装置功能齐全,电池性能良好。每种技术还显示了其作为可制造模块工艺的可扩展性,可用于进一步扩展DRAM。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信