Reconfigurable microstepping control of stepper motors using FPGA embedded RAM

A. Astarloa, U. Bidarte, A. Zuloaga, I. M. D. Alegria
{"title":"Reconfigurable microstepping control of stepper motors using FPGA embedded RAM","authors":"A. Astarloa, U. Bidarte, A. Zuloaga, I. M. D. Alegria","doi":"10.1109/IECON.2003.1280588","DOIUrl":null,"url":null,"abstract":"The control of stepper motors using microsteps in open-loop systems is a well known mechanical and electrical improvement. The most common stepper motor controllers have all the elements to perform a microstepping control requiring only the digital control for the current level and direction in each winding. In this design we propose a cost-effective solution to integrate this control into high speed FPGA based designs. The core uses an FPGA block RAM to save conventional logic resources. Also, if the system needs to change the microstepping control granularity while the system is running, a partial dynamic reconfiguration can be performed only by changing the content of the block RAM attached to the core.","PeriodicalId":403239,"journal":{"name":"IECON'03. 29th Annual Conference of the IEEE Industrial Electronics Society (IEEE Cat. No.03CH37468)","volume":"74 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-11-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IECON'03. 29th Annual Conference of the IEEE Industrial Electronics Society (IEEE Cat. No.03CH37468)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IECON.2003.1280588","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11

Abstract

The control of stepper motors using microsteps in open-loop systems is a well known mechanical and electrical improvement. The most common stepper motor controllers have all the elements to perform a microstepping control requiring only the digital control for the current level and direction in each winding. In this design we propose a cost-effective solution to integrate this control into high speed FPGA based designs. The core uses an FPGA block RAM to save conventional logic resources. Also, if the system needs to change the microstepping control granularity while the system is running, a partial dynamic reconfiguration can be performed only by changing the content of the block RAM attached to the core.
基于FPGA内嵌RAM的步进电机可重构微步控制
在开环系统中使用微步控制步进电机是一项众所周知的机械和电气改进。最常见的步进电机控制器具有执行微步进控制的所有元素,只需要对每个绕组的电流水平和方向进行数字控制。在本设计中,我们提出了一种经济有效的解决方案,将这种控制集成到基于高速FPGA的设计中。核心采用FPGA块RAM,节省传统逻辑资源。此外,如果系统需要在系统运行时更改微步控制粒度,则只能通过更改附在核心上的块RAM的内容来执行部分动态重新配置。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信