Performance maximization of 3D-stacked cache memory on DVFS-enabled processor

Abstract

3D integration increases chip integration density, reduces wire length, wire delay and power consumption on wires. However, increased power density causes increase of temperature, which results in the increase of leakage power consumption and performance degradation. In this paper, we propose a solution to compromise these issues on stacking cache memory on a processor core. Experimental results have shown that the proposed method yields, on the average, 16% performance improvement in terms of instructions per second compared to conventional method. The proposed method also reduces energy consumption by 20% on average, in terms of energy per instruction.