TX-0, a transistor computer with a 256 by 256 memory

J. Mitchell, K. Olsen
{"title":"TX-0, a transistor computer with a 256 by 256 memory","authors":"J. Mitchell, K. Olsen","doi":"10.1145/1455533.1455556","DOIUrl":null,"url":null,"abstract":"Synopsis: TX-0 is a high-speed digital computer which was built at Lincoln Laboratory to demonstrate and operationally test 5-megapulse transistor circuitry and a 65,536-word magnetic-core memory. The word length is 19 bits; 1 bit is a parity check bit for memory, 16 bits are assigned to memory addressing, and the 2 remaining bits are used to select among three memory-reference instructions and one microprogramming instruction. The logic is performed by standardized packages using surface barrier transistors. Fig. 1 shows TX-0 with the arithmetic element just beyond the console and the memory on the far left. Part I of this paper covers the TX-0 memory, and Part II the TX-0 circuitry.","PeriodicalId":259150,"journal":{"name":"AIEE-IRE '56 (Eastern)","volume":"117 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1956-12-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"AIEE-IRE '56 (Eastern)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/1455533.1455556","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9

Abstract

Synopsis: TX-0 is a high-speed digital computer which was built at Lincoln Laboratory to demonstrate and operationally test 5-megapulse transistor circuitry and a 65,536-word magnetic-core memory. The word length is 19 bits; 1 bit is a parity check bit for memory, 16 bits are assigned to memory addressing, and the 2 remaining bits are used to select among three memory-reference instructions and one microprogramming instruction. The logic is performed by standardized packages using surface barrier transistors. Fig. 1 shows TX-0 with the arithmetic element just beyond the console and the memory on the far left. Part I of this paper covers the TX-0 memory, and Part II the TX-0 circuitry.
TX-0是一种具有256 * 256存储器的晶体管计算机
简介:TX-0是一台高速数字计算机,由林肯实验室建造,用于演示和操作测试5兆脉冲晶体管电路和65,536个字的磁芯存储器。字长为19位;1位是内存奇偶校验位,16位分配给内存寻址,剩下的2位用于在3条内存参考指令和1条微编程指令中进行选择。逻辑是由使用表面势垒晶体管的标准化封装执行的。图1显示了带有算术元素的TX-0,就在控制台后面,内存在最左边。本文第一部分介绍了TX-0存储器,第二部分介绍了TX-0电路。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信