A wireless real-time on-chip bus trace system using quasi-synchronous parallel inductive coupling transceivers

S. Kawai, T. Ikari, Y. Takikawa, H. Ishikuro, T. Kuroda
{"title":"A wireless real-time on-chip bus trace system using quasi-synchronous parallel inductive coupling transceivers","authors":"S. Kawai, T. Ikari, Y. Takikawa, H. Ishikuro, T. Kuroda","doi":"10.1109/ASSCC.2008.4708742","DOIUrl":null,"url":null,"abstract":"A 480 Mb/s wireless real-time bus trace system with a pulse-based inductive coupling channel array was developed using an 0.25 mum CMOS process. The size and pitch of the inductor array are determined by numerical calculation to optimize the tradeoff between the channel coupling, crosstalk, and alignment tolerance. A low-power quasi-synchronous system is proposed to obtain an enough timing margin for RX pulse detection under the presence of the clock skew. Power consumption is scalable to the data rate in this system.","PeriodicalId":143173,"journal":{"name":"2008 IEEE Asian Solid-State Circuits Conference","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2008-12-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 IEEE Asian Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2008.4708742","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

A 480 Mb/s wireless real-time bus trace system with a pulse-based inductive coupling channel array was developed using an 0.25 mum CMOS process. The size and pitch of the inductor array are determined by numerical calculation to optimize the tradeoff between the channel coupling, crosstalk, and alignment tolerance. A low-power quasi-synchronous system is proposed to obtain an enough timing margin for RX pulse detection under the presence of the clock skew. Power consumption is scalable to the data rate in this system.
一种采用准同步并行电感耦合收发器的无线实时片上总线跟踪系统
采用0.25 μ m CMOS工艺,开发了一种480 Mb/s无线实时总线跟踪系统,该系统采用脉冲型电感耦合通道阵列。通过数值计算确定电感阵列的尺寸和间距,以优化通道耦合、串扰和对中公差之间的权衡。提出了一种低功耗准同步系统,在存在时钟偏差的情况下为RX脉冲检测获得足够的时间裕度。功耗是可扩展的数据速率在这个系统中。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信