Multiplexed redundant execution: A technique for efficient fault tolerance in chip multiprocessors

Abstract

Continued CMOS scaling is expected to make future microprocessors susceptible to transient faults, hard faults, manufacturing defects and process variations causing fault tolerance to become important even for general purpose processors targeted at the commodity market.