Low-Voltage Universal Cell (LVUC): A Compact Analog/Digital Logic Block for Mixed Signal FPGAs

L.M. Kalyani-Garimella, A. Garimella, J. Ramírez-Angulo, R. Carvajal, A. López-Martín
{"title":"Low-Voltage Universal Cell (LVUC): A Compact Analog/Digital Logic Block for Mixed Signal FPGAs","authors":"L.M. Kalyani-Garimella, A. Garimella, J. Ramírez-Angulo, R. Carvajal, A. López-Martín","doi":"10.1109/CICC.2006.320936","DOIUrl":null,"url":null,"abstract":"A highly versatile general purpose analog/digital/ neural configurable logic block (LVUC) for utilization in the next generation of mixed signal field programmable gate arrays is reported. The cell is a truly universal building block, very compact and has low power, low voltage requirements and operates with rail-to-rail analog and digital signals. It can be easily configured to perform as a digital, analog, analog to digital, digital to analog and neural configurable block. Experimental results of a fabricated test chip are presented that validate the proposed cell operating with rail-to-rail signals from a single supply as low as 1.4V","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"106 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Custom Integrated Circuits Conference 2006","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.2006.320936","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A highly versatile general purpose analog/digital/ neural configurable logic block (LVUC) for utilization in the next generation of mixed signal field programmable gate arrays is reported. The cell is a truly universal building block, very compact and has low power, low voltage requirements and operates with rail-to-rail analog and digital signals. It can be easily configured to perform as a digital, analog, analog to digital, digital to analog and neural configurable block. Experimental results of a fabricated test chip are presented that validate the proposed cell operating with rail-to-rail signals from a single supply as low as 1.4V
低压通用单元(LVUC):用于混合信号fpga的紧凑模拟/数字逻辑块
报道了一种高度通用的模拟/数字/神经可配置逻辑块(LVUC),用于下一代混合信号现场可编程门阵列。该单元是一种真正通用的构建模块,非常紧凑,具有低功耗,低电压要求,并且可以使用轨道到轨道的模拟和数字信号。它可以很容易地配置为数字,模拟,模拟到数字,数模到模拟和神经可配置块。实验结果表明,所提出的电池在低至1.4V的单电源轨对轨信号下工作
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信