Target detection algorithm based on CNN and its FPGA implementation

Yan Yan, Yonghui Zhang, Jian Zhang, Ruonan Liu
{"title":"Target detection algorithm based on CNN and its FPGA implementation","authors":"Yan Yan, Yonghui Zhang, Jian Zhang, Ruonan Liu","doi":"10.1145/3461353.3461385","DOIUrl":null,"url":null,"abstract":"When the deep learning algorithm is deployed on FPGA platform, it is difficult to deploy different network structures with a single hardware structure. The iteration of the algorithm becomes complex and increases the iteration time. Aiming at these problems of Deploying deep learning algorithm on FPGA platforms, This paper presents a neural network accelerator based on FPGA, the proposed accelerator has high adaptability to different networks, the accelerator beneficial to accelerate and optimize the hardware of convolutional neural network for image recognition, efficiently use the limited resources on FPGA chip to realize the calculation of large-scale convolutional neural network, our work explores a high-performance, low-power and low-cost embedded solution for image recognition applications. Finally, this paper takes the Xilinx FPGA platform ultra96v2 as the hardware platform, we realizes the deployment of the accelerator on the FPGA platform, implements and verifies the yolov3 algorithm on the platform and achieves good detection results.","PeriodicalId":114871,"journal":{"name":"Proceedings of the 2021 5th International Conference on Innovation in Artificial Intelligence","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-03-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 2021 5th International Conference on Innovation in Artificial Intelligence","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/3461353.3461385","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

When the deep learning algorithm is deployed on FPGA platform, it is difficult to deploy different network structures with a single hardware structure. The iteration of the algorithm becomes complex and increases the iteration time. Aiming at these problems of Deploying deep learning algorithm on FPGA platforms, This paper presents a neural network accelerator based on FPGA, the proposed accelerator has high adaptability to different networks, the accelerator beneficial to accelerate and optimize the hardware of convolutional neural network for image recognition, efficiently use the limited resources on FPGA chip to realize the calculation of large-scale convolutional neural network, our work explores a high-performance, low-power and low-cost embedded solution for image recognition applications. Finally, this paper takes the Xilinx FPGA platform ultra96v2 as the hardware platform, we realizes the deployment of the accelerator on the FPGA platform, implements and verifies the yolov3 algorithm on the platform and achieves good detection results.
基于CNN的目标检测算法及其FPGA实现
当深度学习算法部署在FPGA平台上时,单一的硬件结构难以部署不同的网络结构。算法的迭代变得复杂,增加了迭代时间。针对在FPGA平台上部署深度学习算法存在的这些问题,本文提出了一种基于FPGA的神经网络加速器,该加速器对不同网络具有较高的适应性,有利于卷积神经网络图像识别的硬件加速和优化,有效利用FPGA芯片上有限的资源实现大规模卷积神经网络的计算,探索了一种高性能、低功耗和低成本嵌入式解决方案的图像识别应用。最后,本文以Xilinx FPGA平台ultra96v2为硬件平台,实现了加速器在FPGA平台上的部署,并在平台上实现并验证了yolov3算法,取得了良好的检测效果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信