High speed digital optical signal transferforpower transistor gate driver applications

D. Colin, N. Rouger
{"title":"High speed digital optical signal transferforpower transistor gate driver applications","authors":"D. Colin, N. Rouger","doi":"10.23919/ISPSD.2017.7988877","DOIUrl":null,"url":null,"abstract":"The paper presents an integrated digital communication technique for sending gate signal and gate driver configuration data. As an application example, the developed CMOS gate driver carries the digital data through an optical isolation, in the context of wide bandgap power transistors. The receiver chip integrates all the required functions from the optical receiver to the signal processing circuit (SPC) and the logic control units. The standard AMS HV 0.18 μm CMOS technology is selected for proof of concept and prototyping. A variable frame length serial communication protocol is implemented with an integrated clock to transfer a 4 bit commutation order within 56 ns and an 8 bit configuration data within 84 ns (140 Mbps). Hence, a segmented output stage buffer can be configured by light, thus dynamically changing the gate resistor value through the isolation barrier.","PeriodicalId":202561,"journal":{"name":"2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD)","volume":"131 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/ISPSD.2017.7988877","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

The paper presents an integrated digital communication technique for sending gate signal and gate driver configuration data. As an application example, the developed CMOS gate driver carries the digital data through an optical isolation, in the context of wide bandgap power transistors. The receiver chip integrates all the required functions from the optical receiver to the signal processing circuit (SPC) and the logic control units. The standard AMS HV 0.18 μm CMOS technology is selected for proof of concept and prototyping. A variable frame length serial communication protocol is implemented with an integrated clock to transfer a 4 bit commutation order within 56 ns and an 8 bit configuration data within 84 ns (140 Mbps). Hence, a segmented output stage buffer can be configured by light, thus dynamically changing the gate resistor value through the isolation barrier.
用于功率晶体管栅极驱动器的高速数字光信号传输
本文提出了一种集成数字通信技术,用于发送门信号和门驱动器配置数据。作为一个应用实例,所开发的CMOS栅极驱动器在宽带隙功率晶体管环境下通过光隔离传输数字数据。接收芯片集成了从光接收到信号处理电路(SPC)和逻辑控制单元所需的所有功能。选择标准的AMS HV 0.18 μm CMOS技术进行概念验证和原型设计。采用集成时钟实现可变帧长串行通信协议,在56 ns内传输4位换向指令,在84 ns (140 Mbps)内传输8位配置数据。因此,可以通过光配置分段输出级缓冲器,从而通过隔离屏障动态改变门电阻值。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信