Real-Time Simulation of Permanent Magnet Motor Drive on FPGA Chip for High-Bandwidth Controller Tests and Validation

C. Dufour, S. Abourida, J. Bélanger
{"title":"Real-Time Simulation of Permanent Magnet Motor Drive on FPGA Chip for High-Bandwidth Controller Tests and Validation","authors":"C. Dufour, S. Abourida, J. Bélanger","doi":"10.1109/IECON.2006.347676","DOIUrl":null,"url":null,"abstract":"This paper presents a real-time simulator of a permanent magnet synchronous motor (PMSM) drive implemented on an FPGA card. Real-time simulation of PMSM drives enables rapid deployment and thorough testing of efficient control strategies for vehicular or industrial applications. The PMSM model is based on Park transform with a reference frame on the rotor and assumes sinusoidal flux induction. The PMSM machine in driven by a 3-phase IGBT inverter. Both models are implemented in RT-LAB using a Simulink blockset called Xilinx System Generator (XSG), without any VHDL coding. The paper explains various aspects of the design of the motor drive models in fixed-point representation in XSG, as well as actual simulation validations against a standard PMSM drive model built in Simulink. The PMSM drive is coded along with a test PWM source, built-in the FPGA, with user selectable dead-time, modulation index, source angle offset and frequency. The overall model compilation and simulation is made entirely automatic under the RT-LAB real-time simulation platform. The drive can also run in closed loop with a controller executed on a CPU of the real-time simulator. The final PMSM drive model runs with a 20 ns integration time step, allows for time multiplexing of d-q values and has an input-output latency of 310 ns (250 ns for the PMSM machine alone). The drive is directly connected to RT-LAB digital input and analog outputs (1 microsecond settling time) on the FPGA card and has a resulting total HIL latency of 1.31 microseconds","PeriodicalId":296467,"journal":{"name":"2006 IEEE International Symposium on Industrial Electronics","volume":"379 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"27","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE International Symposium on Industrial Electronics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IECON.2006.347676","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 27

Abstract

This paper presents a real-time simulator of a permanent magnet synchronous motor (PMSM) drive implemented on an FPGA card. Real-time simulation of PMSM drives enables rapid deployment and thorough testing of efficient control strategies for vehicular or industrial applications. The PMSM model is based on Park transform with a reference frame on the rotor and assumes sinusoidal flux induction. The PMSM machine in driven by a 3-phase IGBT inverter. Both models are implemented in RT-LAB using a Simulink blockset called Xilinx System Generator (XSG), without any VHDL coding. The paper explains various aspects of the design of the motor drive models in fixed-point representation in XSG, as well as actual simulation validations against a standard PMSM drive model built in Simulink. The PMSM drive is coded along with a test PWM source, built-in the FPGA, with user selectable dead-time, modulation index, source angle offset and frequency. The overall model compilation and simulation is made entirely automatic under the RT-LAB real-time simulation platform. The drive can also run in closed loop with a controller executed on a CPU of the real-time simulator. The final PMSM drive model runs with a 20 ns integration time step, allows for time multiplexing of d-q values and has an input-output latency of 310 ns (250 ns for the PMSM machine alone). The drive is directly connected to RT-LAB digital input and analog outputs (1 microsecond settling time) on the FPGA card and has a resulting total HIL latency of 1.31 microseconds
基于FPGA芯片的永磁电机驱动实时仿真高带宽控制器测试与验证
提出了一种基于FPGA卡的永磁同步电机驱动实时仿真系统。PMSM驱动器的实时仿真可以快速部署和彻底测试车辆或工业应用的有效控制策略。永磁同步电机模型基于帕克变换,转子上有一个参照系,磁链感应为正弦。永磁同步电机由三相IGBT逆变器驱动。这两个模型都是在RT-LAB中使用名为Xilinx System Generator (XSG)的Simulink块集实现的,没有任何VHDL编码。本文阐述了XSG中定点表示电机驱动模型设计的各个方面,并针对Simulink中建立的标准永磁同步电机驱动模型进行了实际仿真验证。PMSM驱动器与内置FPGA的测试PWM源一起编码,用户可选择死区时间,调制指数,源角偏移和频率。整个模型的编译和仿真在RT-LAB实时仿真平台下完全自动化。驱动器也可以在闭环中运行,控制器在实时模拟器的CPU上执行。最终的PMSM驱动器模型以20 ns的集成时间步长运行,允许d-q值的时间复用,并且输入输出延迟为310 ns(仅PMSM机器为250 ns)。驱动器直接连接到FPGA卡上的RT-LAB数字输入和模拟输出(1微秒的建立时间),产生的总HIL延迟为1.31微秒
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信