A novel design flow for fault-tolerant computing

Abstract

This paper presents a new hardware synthesis flow, which generates an output verifiable in a field-programmable gate array. It demonstrates the relevance of fault-tolerant synthesis as required by demanding, sustainable, safety-critical applications. Although general-purpose in capability, the technique is particularly applicable for modern processor implementations, where the consequences for undetected errors are usually catastrophic.