Prototyping a data plane virtualization with network processor

Abstract

We describe a design and preliminary implementation of data plane virtualization which supports both good performance and flexibility. In order to provide both of them, software programmability and hardware acceleration capability provided by network processors is exploited. The initial prototype is implemented on the NP-based line card and performance test is conducted.