FA-CMOS process for low power PROM with low avalanche injection voltage

S. Fukunaga, M. Kyomasu, A. Yasuoka, Y. Nakao, M. Nakayama
{"title":"FA-CMOS process for low power PROM with low avalanche injection voltage","authors":"S. Fukunaga, M. Kyomasu, A. Yasuoka, Y. Nakao, M. Nakayama","doi":"10.1109/IEDM.1977.189234","DOIUrl":null,"url":null,"abstract":"The combination of FAMOS and CMOS processes produces a new PROM with high performance and low power. This combined process named FA-CMOS will be described. The FA-CMOS process is based on the conventional silicon gate CMOS process using the selective oxidation process (SOP) technology. It is necessary to form the avalanche injection region capable of programming with low voltage without the breakdown of N+P-junction ( N+diffusion to P-well region ). Arsenic ions are implanted to form this region and the avalanche injection voltages of less than 20 V are obtained. In addition to the above mentioned process, the double diffusion technology simplifies the formation of source-drain and isolation region. Extremely low power ( 0.6 µW/bit ) PROM was successfully fabricated using the FA-CMOS process.","PeriodicalId":218912,"journal":{"name":"1977 International Electron Devices Meeting","volume":"27 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1977 International Electron Devices Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.1977.189234","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The combination of FAMOS and CMOS processes produces a new PROM with high performance and low power. This combined process named FA-CMOS will be described. The FA-CMOS process is based on the conventional silicon gate CMOS process using the selective oxidation process (SOP) technology. It is necessary to form the avalanche injection region capable of programming with low voltage without the breakdown of N+P-junction ( N+diffusion to P-well region ). Arsenic ions are implanted to form this region and the avalanche injection voltages of less than 20 V are obtained. In addition to the above mentioned process, the double diffusion technology simplifies the formation of source-drain and isolation region. Extremely low power ( 0.6 µW/bit ) PROM was successfully fabricated using the FA-CMOS process.
低雪崩注入电压低功率PROM的FA-CMOS工艺
FAMOS与CMOS工艺的结合,产生了一种高性能、低功耗的新型PROM。将描述这种称为FA-CMOS的组合工艺。FA-CMOS工艺是在传统硅栅CMOS工艺的基础上,采用选择性氧化工艺(SOP)技术。必须形成能以低电压编程的雪崩注入区,而不击穿N+ p结(N+扩散到p -井区)。砷离子注入形成该区域,获得小于20 V的雪崩注入电压。除了上述过程外,双扩散技术还简化了源漏区和隔离区的形成。超低功耗(0.6 μ W/bit)的PROM采用FA-CMOS工艺成功制成。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信