Measurement and analysis of SSN and Jitter of FPGA

H. Fujita, Y. Iijima, T. Sudo
{"title":"Measurement and analysis of SSN and Jitter of FPGA","authors":"H. Fujita, Y. Iijima, T. Sudo","doi":"10.1109/EMCEUROPE.2012.6396872","DOIUrl":null,"url":null,"abstract":"Parasitic inductance that exists in a package induces SSN (Simultaneous Switching Noise) and timing jitter. These noises cause malfunction of LSI and systems. The goal of this paper is to clarify the influence of the effective inductance of the package including mutual inductance by changing the number of simultaneously switching buffers and alternating adjacent buffers in the reverse direction each other. In this study, measured SSNs were reproduced by HSPICE simulation. The whole simulation model consisted of on-chip PDN (Power Distribution Network), package PDN and board PDN, along with I/O buffer model. The simulated SSN waveforms agreed well with the measured results.","PeriodicalId":377100,"journal":{"name":"International Symposium on Electromagnetic Compatibility - EMC EUROPE","volume":"26 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-12-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Symposium on Electromagnetic Compatibility - EMC EUROPE","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EMCEUROPE.2012.6396872","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Parasitic inductance that exists in a package induces SSN (Simultaneous Switching Noise) and timing jitter. These noises cause malfunction of LSI and systems. The goal of this paper is to clarify the influence of the effective inductance of the package including mutual inductance by changing the number of simultaneously switching buffers and alternating adjacent buffers in the reverse direction each other. In this study, measured SSNs were reproduced by HSPICE simulation. The whole simulation model consisted of on-chip PDN (Power Distribution Network), package PDN and board PDN, along with I/O buffer model. The simulated SSN waveforms agreed well with the measured results.
FPGA的SSN和抖动测量与分析
寄生电感存在于一个封装引起SSN(同步开关噪声)和时序抖动。这些噪声会导致LSI和系统的故障。本文的目的是通过改变同时开关缓冲器的数量和相邻缓冲器反向交替的数量来阐明包括互感在内的封装有效电感的影响。在本研究中,通过HSPICE模拟再现了测量到的ssn。整个仿真模型包括片上PDN (Power Distribution Network)、封装PDN和板上PDN,以及I/O缓冲模型。模拟的SSN波形与实测结果吻合较好。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信