Dual stage analog cancellation of linear and nonlinear self interference for full duplex radio

S. Narieda
{"title":"Dual stage analog cancellation of linear and nonlinear self interference for full duplex radio","authors":"S. Narieda","doi":"10.1109/PIMRC.2015.7343350","DOIUrl":null,"url":null,"abstract":"This paper presents dual stage analog cancellation architectures of a linear and nonlinear self interference signal. The presented architecture has two cancelers which are placed at an RF and baseband stage on an analog domain. The replica signal for the analog baseband canceler is regenerated in a digital domain, and the signal outputs a DAC. The purpose of the presented architecture is to mitigate the effect of the AGC and ADC on the receiver performance. Numerical examples are provided to validate the effectiveness of the presented technique. From these results, it can be seen that 1) the performance of the presented can improve by increasing the bit resolution at the DAC, 2) the presented architecture can improve the bit resolution at the ADC.","PeriodicalId":274734,"journal":{"name":"2015 IEEE 26th Annual International Symposium on Personal, Indoor, and Mobile Radio Communications (PIMRC)","volume":"100 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-12-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE 26th Annual International Symposium on Personal, Indoor, and Mobile Radio Communications (PIMRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PIMRC.2015.7343350","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This paper presents dual stage analog cancellation architectures of a linear and nonlinear self interference signal. The presented architecture has two cancelers which are placed at an RF and baseband stage on an analog domain. The replica signal for the analog baseband canceler is regenerated in a digital domain, and the signal outputs a DAC. The purpose of the presented architecture is to mitigate the effect of the AGC and ADC on the receiver performance. Numerical examples are provided to validate the effectiveness of the presented technique. From these results, it can be seen that 1) the performance of the presented can improve by increasing the bit resolution at the DAC, 2) the presented architecture can improve the bit resolution at the ADC.
全双工无线电线性和非线性自干扰的双级模拟消除
本文提出了线性和非线性自干扰信号的双级模拟对消结构。所提出的结构有两个抵消器,分别位于模拟域的射频级和基带级。模拟基带消除器的复制信号在数字域中重新生成,信号输出到DAC。提出的架构的目的是减轻AGC和ADC对接收机性能的影响。数值算例验证了该方法的有效性。从这些结果可以看出,1)所提出的性能可以通过增加DAC的位分辨率来提高,2)所提出的架构可以提高ADC的位分辨率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信