A linear selection diode steered core memory

ACM '59 Pub Date : 1959-09-01 DOI:10.1145/612201.612256
R. Shevlin
{"title":"A linear selection diode steered core memory","authors":"R. Shevlin","doi":"10.1145/612201.612256","DOIUrl":null,"url":null,"abstract":"In a linearly selected core configuration, the role of selection is removed from the memory core and an external system must be devised to select a desired line of cores. Several systems have been developed using a core switch array to drive the memory. This paper will describe a selection scheme utilizing diodes to perform the role of the core switching array. It will be shown that utilization of the diodes will retain the advantages of the core switch and will eliminate its disadvantages.The development of a combination sense and digit drive line free from the effects of noise and post-write disturb will also be presented.The design of an 8192 word 54 bit memory now under construction with a cycle time of less than 2 x 10-6 seconds will be discussed.","PeriodicalId":109454,"journal":{"name":"ACM '59","volume":"34 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1959-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ACM '59","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/612201.612256","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In a linearly selected core configuration, the role of selection is removed from the memory core and an external system must be devised to select a desired line of cores. Several systems have been developed using a core switch array to drive the memory. This paper will describe a selection scheme utilizing diodes to perform the role of the core switching array. It will be shown that utilization of the diodes will retain the advantages of the core switch and will eliminate its disadvantages.The development of a combination sense and digit drive line free from the effects of noise and post-write disturb will also be presented.The design of an 8192 word 54 bit memory now under construction with a cycle time of less than 2 x 10-6 seconds will be discussed.
一种线性选择二极管控制的磁芯存储器
在线性选择的核心配置中,选择的角色从内存核心中移除,必须设计一个外部系统来选择所需的核心线。已经开发了几种使用核心开关阵列来驱动存储器的系统。本文将描述一种利用二极管作为核心开关阵列的选择方案。它将显示二极管的使用将保留核心开关的优点,并将消除其缺点。本文还将介绍一种不受噪声和写入后干扰影响的组合传感和数字驱动线的发展。我们将讨论目前正在构建的周期时间小于2 × 10-6秒的8192字54位存储器的设计。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信