BiCMOS gate delay analysis including temperature effect and high current transients

Abstract

The model accounts for high electric field effect in the nMOS transistor and high current effects in the bipolar transistor for a wide temperature range. The analytical equations provide evaluation of the sensitivity of process and device parameters on circuit performance at different temperatures. Computer simulation results of a BiCMOS driver using the present analysis are compared with PISCES simulation in support of physical reasoning.<>